mc145145p2 Lansdale Semiconductor, Inc., mc145145p2 Datasheet

mc145145p2

Manufacturer Part Number

mc145145p2

Description

4?bit Data Bus Input Pll Frequency Synthesizer

Manufacturer

Lansdale Semiconductor, Inc.

Datasheet

1.MC145145P2.pdf (12 pages)

Current page: 1 of 12
Download datasheet (2Mb)

Legacy Device: Motorola MC145145-2

strobe and address lines. The device features consist of a

reference oscillator, 12–bit programmable reference

divider, digital phase detector, 14–bit programmable

divide–by–N counter, and the necessary latch circuitry for

accepting the 4–bit input data.

Page 1 of 12

The ML145145 is programmed by a 4–bit input, with

• Operating Temperature Range: T A – 40 to 85°C

• Low Power Consumption Through the Use of CMOS

• 3.0 to 9.0 V Supply Range

• Single Modulus 4–Bit Data Bus Programming

• ÷N Range = 3 to 16,383, ÷R Range = 3 to 4,095

• “Linearized” Digital Phase Detector Enhances

• Two Error Signal Options:

Technology

Transfer Function Linearity

OSC out

REF out

OSC in

f in

Single–Ended (Three–State)

Double–Ended

CIRCUITRY

CONTROL

LATCH

LATCH 0

LATCHES

LATCH 4

14–BIT N COUNTER

BLOCK DIAGRAM

12–BIT R COUNTER

LATCH 1 LATCH 2

INTERFACES WITH SINGLE–MODULUS PRESCALERS

LATCH 5

LATCH 6

f R

f V

www.lansdale.com

DETECTOR

DETECT

PHASE

LOCK

ML145145

4–Bit Data Bus Input PLL

Frequency Synthesizer

PD out

φ V

φ R

CROSS REFERENCE/ORDERING INFORMATION

Note: Lansdale lead free (Pb) product, as it

becomes available, will be identified by a part

number prefix change from ML to MLE.

PACKAGE

P DIP 18

SOG 20

OSC out

OSC in

MC145145DW2

V SS

V DD

MC145145P1

V DD

V SS

MOTOROLA

f in

PIN ASSIGNMENTS

NC = NO CONNECTION

SOG PACKAGE

PLASTIC DIP

SOG PACKAGE

SOG 20 = -6P

P DIP 18 = VP

CASE 751D

PLASTIC DIP

CASE 707

ML145145-6P

ML145145VP

LANSDALE

REF out

φ R

φ V

PD out

REF out

φ R

φ V

PD out

Issue b

Related parts for mc145145p2

mc145145p2 Summary of contents

Page 1

Legacy Device: Motorola MC145145-2 The ML145145 is programmed by a 4–bit input, with strobe and address lines. The device features consist of a reference oscillator, 12–bit programmable reference divider, digital phase detector, 14–bit programmable divide–by–N counter, and the necessary latch ...