max5854 Maxim Integrated Products, Inc., max5854 Datasheet
max5854
Related parts for max5854
max5854 Summary of contents
Page 1
... In power-down mode, the operating current is reduced to 1µA. The MAX5854 is packaged in a 40-pin thin QFN with exposed paddle (EP) and is specified for the extended (-40°C to +85°C) temperature range. Pin-compatible, lower speed, and lower resolution ver- sions are also available ...
Page 2
Dual, 10-Bit, 165Msps, Current-Output DAC ABSOLUTE MAXIMUM RATINGS AGND, DGND, CGND .........-0. CW, DCE to AGND, DA9–DA0, DB9–DB0, DGND, CGND .......................................................-0.3V to +4V CLKXN, CLKXP to CGND.........................................-0.3V to +4V ...
Page 3
Dual, 10-Bit, 165Msps, Current-Output DAC ELECTRICAL CHARACTERISTICS (continued) ( 3V, AGND = DGND = CGND = 20mA, output amplitude = 0dB FS, differential output production test. ...
Page 4
Dual, 10-Bit, 165Msps, Current-Output DAC ELECTRICAL CHARACTERISTICS (continued) ( 3V, AGND = DGND = CGND = 20mA, output amplitude = 0dB FS, differential output production test. ...
Page 5
Dual, 10-Bit, 165Msps, Current-Output DAC ELECTRICAL CHARACTERISTICS (continued) ( 3V, AGND = DGND = CGND = 20mA, output amplitude = 0dB FS, differential output production test. ...
Page 6
Dual, 10-Bit, 165Msps, Current-Output DAC ELECTRICAL CHARACTERISTICS (continued) ( 3V, AGND = DGND = CGND = 20mA, output amplitude = 0dB FS, differential output production test. ...
Page 7
Dual, 10-Bit, 165Msps, Current-Output DAC ( 3V, AGND = DGND = CGND = 0, external reference, differential clock +25°C, unless otherwise noted.) SPURIOUS-FREE DYNAMIC RANGE vs. OUTPUT FREQUENCY (f = 165MHz) ...
Page 8
Dual, 10-Bit, 165Msps, Current-Output DAC ( 3V, AGND = DGND = CGND = 0, external reference, differential clock +25°C, unless otherwise noted.) 8-TONE SFDR PLOT (f = 165MHz, 35MHz WINDOW) CLK ...
Page 9
... SUPPLY VOLTAGES (V) DYNAMIC RESPONSE RISE TIME 60 85 10ns/div SPURIOUS-FREE DYNAMIC RANGE vs. OUTPUT FREQUENCY ( 0dBFS -6dBFS 60 -12dBFS SINGLE-ENDED 35 CLOCK DRIVE 38.06 f (MHz) OUT = A = 10MHz) 3.45 3.60 MAX5854 toc21 100mV/div = 165MHz) CLK ...
Page 10
Dual, 10-Bit, 165Msps, Current-Output DAC PIN NAME 1 DA9/PD Channel A Input Data Bit 9 (MSB)/Power-Down 2 DA8/DACEN Channel A Input Data Bit 8/DAC Enable Control 3 DA7/IDE Channel A Input Data Bit 7/Interleaved Data Enable Channel A Input Data ...
Page 11
... The full-scale output current range is adjustable from 2mA to 20mA to optimize power dissipa- OUTPA tion and gain control. OUTNA The MAX5854 accepts an input data and a DAC con- version rate of 165MHz. The inputs are latched on the G0 rising edge of the clock whereas the output latches on G1 the following rising edge ...
Page 12
... X edge of the clock. The DAC outputs (previous data) are updated simultaneously on the same edge. If the DCE pin is pulled low, the MAX5854 will operate in differential clock mode. In this mode, the clock signal has to be applied to differential clock input pins CLKXP/CLKXN. The differential input accepts an input ...
Page 13
... For improved accuracy and drift perfor- mance, choose a fixed output voltage reference such as the 1.2V, 25ppm/°C MAX6520 bandgap reference. The MAX5854 accepts an input data and the DAC con- version rate 165Msps. The input latches on the rising edge of the clock, whereas the output latches on the following rising edge ...
Page 14
Dual, 10-Bit, 165Msps, Current-Output DAC CLKXN CLKXP t CDH CLK OUTPUT DCS DCH DA0–DA9 DACA - 1 DACA OUTNA OUTPA t t DCS DCH DB0–DB9 DACB - 1 DACB OUTNB OUTPB Figure 5. Timing Diagram for Noninterleaved ...
Page 15
... Analog quadrature upconverters have a DC common-mode input requirement of typically 0.7V to 1.0V. The MAX5854 differential I/Q outputs can maintain the desired full-scale level at the required 0.7V to 1.0V DC common-mode level when powered from a single 2.85V (±5%) supply. The MAX5854 meets this ...
Page 16
... Thermal Characteristics and Packaging Thermal Resistance 40-lead thin QFN-EP: = 38°C/W JA The MAX5854 is packaged in a 40-pin thin QFN-EP package, providing greater design flexibility, increased thermal efficiency, and optimized AC performance of the DAC. The EP enables the implementation of grounding techniques, which are necessary to ensure highest performance operation. ...
Page 17
... The glitch impulse is usu- ally specified in pV-s. Table 4. Part Selection Table PART MAX5851 MAX5852 Offset Error MAX5853 MAX5854 TRANSISTOR COUNT: 9,035 PROCESS: CMOS Gain Error / I x 32. REFO REF Settling Time Glitch Impulse ...
Page 18
Dual, 10-Bit, 165Msps, Current-Output DAC (The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, (The package drawing(s) in this data sheet may not reflect the most current specifications. For ...