max5875 Maxim Integrated Products, Inc., max5875 Datasheet
max5875
Related parts for max5875
max5875 Summary of contents
Page 1
... The digital and clock inputs of the MAX5875 accept 3.3V CMOS voltage levels. The device features a flexi- ble input data bus that allows for dual-port input or a single-interleaved data port ...
Page 2
High-Dynamic-Performance, Dual DAC with CMOS Inputs ABSOLUTE MAXIMUM RATINGS GND, DACREF ..................-0.3V to +2.16V DD1.8 DD1 GND, DACREF ........-0.3V to +3.9V DD3.3 DD3.3 CLK REFIO, FSADJ to GND, ...
Page 3
High-Dynamic-Performance, ELECTRICAL CHARACTERISTICS (continued) ( 3.3V, AV DD3.3 DD3.3 CLK 50Ω double-terminated, transformer-coupled output +25°C.) (Note 2) PARAMETER SYMBOL Spurious-Free Dynamic Range to Nyquist Spurious-Free Dynamic Range, 25MHz Bandwidth Two-Tone IMD ...
Page 4
High-Dynamic-Performance, Dual DAC with CMOS Inputs ELECTRICAL CHARACTERISTICS (continued) ( 3.3V, AV DD3.3 DD3.3 CLK DD1.8 50Ω double-terminated, transformer-coupled output +25°C.) (Note 2) PARAMETER SYMBOL ANALOG OUTPUT TIMING (See Figure 4) ...
Page 5
... Note 3: Nominal full-scale current I OUTFS Note 4: This parameter does not include update-rate-dependent effects of sin(x)/x filtering inherent in the MAX5875. Note 5: Parameter measured single-ended into a 50Ω termination resistor. Note 6: Not production tested. Guaranteed by design and characterization data. Note 7: A differential clock input slew rate of > 100V/µs is required to achieve the specified dynamic performance. ...
Page 6
High-Dynamic-Performance, Dual DAC with CMOS Inputs ( 3.3V, AV DD3.3 DD3.3 CLK DD1 20mA +25°C, unless otherwise noted.) OUTFS A SINGLE-TONE SFDR vs. OUTPUT FREQUENCY (f = 200Msps) CLK ...
Page 7
High-Dynamic-Performance, ( 3.3V, AV DD3.3 DD3.3 CLK I = 20mA +25°C, unless otherwise noted.) OUTFS A INTEGRAL NONLINEARITY vs. DIGITAL INPUT CODE + ...
Page 8
High-Dynamic-Performance, Dual DAC with CMOS Inputs ( 3.3V, AV DD3.3 DD3.3 CLK DD1 20mA +25°C, unless otherwise noted.) OUTFS A ACLR FOR WCDMA MODULATION, SINGLE CARRIER - ...
Page 9
... Architecture the data converter’s full-scale output range. Reference Architecture and Operation The MAX5875 supports operation with the internal 1.2V bandgap reference or an external reference voltage source. REFIO serves as the input for an external, low- impedance reference source. REFIO also serves as a reference output when the DAC operates in internal refer- ence mode ...
Page 10
... RECEIVER DATA0 XOR AV CLK CLKP CLKN GND Figure 1. MAX5875 High-Performance, 16-Bit, Dual Current-Steering DAC The MAX5875’s reference circuit (Figure 2) employs a control amplifier to regulate the full-scale current I for the differential current outputs of the DAC. OUTFS Calculate the full-scale output current as follows: V ...
Page 11
... The DORI input selects between a dual-port (parallel) or single-port (interleaved) DAC. Set DORI high to configure the MAX5875 as a dual-port DAC. Set DORI low to con- figure the MAX5875 as a single-port DAC. In dual-port mode, connect SELIQ to ground. CMOS DAC Inputs (A15/B15–A0/B0, XOR, SELIQ) The MAX5875 latches input data on the rising edge of the clock in a user-selectable two’ ...
Page 12
... Q-DAC inputs. In dual-port (parallel) mode (DORI pulled high), data on pins A15–A0 are directed onto the Q-DAC inputs and B15–B0 are directed onto the I-DAC inputs. The MAX5875 also features an active-high power- down mode that reduces the DAC’s digital current ...
Page 13
... Figure 5. Differential Clock-Signal Generation consumption from 22.5mA to less than 2µA and the analog current consumption from 78mA to less than 3µA. Set PD high to power down the MAX5875. Set PD low for normal operation. When powered down, the power consumption of the MAX5875 is reduced to less than 14µW. The MAX5875 requires 10ms to wake up from power-down and enter a fully operational state ...
Page 14
... The analog and digital power-supply inputs AV and DV DD1.8 supply voltage range. The MAX5875 is packaged in a 68-pin QFN-EP package, providing greater design flexibility and optimized DAC AC performance. The EP enables the use of necessary grounding techniques to ensure highest performance operation. Thermal efficiency is not the key factor, since the MAX5875 features low-power operation ...
Page 15
... PCB, matching the size of the EP (6mm x 6mm), ensures the proper attachment and grounding of the DAC. Refer to the MAX5875 EV kit data sheet. Designing vias into the land area and imple- menting large ground planes in the PCB design allow for the highest performance operation of the DAC. Use an array of at least vias (≤ ...
Page 16
... Maxim reserves the right to change the circuitry and specifications without notice at any time. 16 ____________________Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 © 2007 Maxim Integrated Products Package Information PACKAGE OUTLINE, 68L QFN, 10x10x0 21-0122 C 2 PACKAGE OUTLINE, 68L QFN, 10x10x0 21-0122 registered trademark of Maxim Integrated Products, Inc. ...