at24c256c ATMEL Corporation, at24c256c Datasheet - Page 9

no-image

at24c256c

Manufacturer Part Number
at24c256c
Description
Two-wire Serial Eeprom
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
at24c256c-MAHL-T
Manufacturer:
TI/NSC
Quantity:
201
Part Number:
at24c256c-PUL
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
at24c256c-SSHL
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at24c256c-SSHL-B
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at24c256c-SSHL-T
Manufacturer:
ATMEL
Quantity:
7 206
Part Number:
at24c256c-SSHL-T
Manufacturer:
ATMEL72
Quantity:
1 600
Part Number:
at24c256c-SSHL-T
Manufacturer:
ATMEL
Quantity:
12 000
Part Number:
at24c256c-SSHL-T
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
at24c256c-SSHL-T
Quantity:
4 760
Company:
Part Number:
at24c256c-SSHL-T
Quantity:
29
Part Number:
at24c256c-XHL-B
Manufacturer:
ATMEL
Quantity:
504
Company:
Part Number:
at24c256c-XHL-B
Quantity:
80
Part Number:
at24c256c-XHL-T
Manufacturer:
MICROCHIP
Quantity:
5 509
Part Number:
at24c256c-XHL-T
Manufacturer:
ATMEL原装
Quantity:
20 000
Company:
Part Number:
at24c256c-XHL-T
Quantity:
5 000
Company:
Part Number:
at24c256c-XHL-T
Quantity:
15 000
4.
8568A–SEEPR–11/08
Device Addressing
The 256K EEPROM requires an 8-bit device address word following a start condition to enable the chip for a read or
write operation (refer to Figure 8). The device address word consists of a mandatory “1”, “0” sequence for the first four
most significant bits as shown. This is common to all two-wire EEPROM devices.
Figure 8.
The next three bits are the A2, A1, A0 device address bits to allow as many as eight devices on the same bus. These
bits must compare to their corresponding hardwired input pins. The A2, A1, and A0 pins use an internal proprietary
circuit that biases them to a logic low condition if the pins are allowed to float.
The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high,
and a write operation is initiated if this bit is low.
Upon a compare of the device address, the EEPROM will output a “0”. If a compare is not made, the device will return
to a standby state.
DATA SECURITY: The AT24C256C has a hardware data protection scheme that allows the user to write protect the
whole memory when the WP pin is at V
MSB
1
0
Device Addressing
1
0
A2
CC
.
A1
A0
R/W
LSB
AT24C256C [Preliminary]
9

Related parts for at24c256c