at25df641 ATMEL Corporation, at25df641 Datasheet - Page 44

no-image

at25df641

Manufacturer Part Number
at25df641
Description
At25df641 64-megabit 2.7-volt Minimum Spi Serial Flash Memory
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
at25df641-MWH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
at25df641-MWH-T
Manufacturer:
XILINX
Quantity:
210
Part Number:
at25df641-MWH-T
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
at25df641-S3H
Quantity:
2 900
Part Number:
at25df641-S3H-B
Manufacturer:
MAXIM
Quantity:
1 193
Part Number:
at25df641-S3H-B
Manufacturer:
ATMEL
Quantity:
2
Part Number:
at25df641-S3H-T
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
at25df641-S3H-T
Quantity:
730
Part Number:
at25df641-SH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
at25df641-SH
Quantity:
136
Part Number:
at25df641-SH-T
Manufacturer:
ST
Quantity:
20 000
Part Number:
at25df641A-SH-B
Manufacturer:
MARVELL
Quantity:
827
Figure 12-2. Read Manufacturer and Device ID
CS
0
6
7
8
14
15
16
22
23
24
30
31
32
38
SCK
OPCODE
SI
9Fh
HIGH-IMPEDANCE
SO
1Fh
48h
00h
00h
MANUFACTURER ID
DEVICE ID
DEVICE ID
EXTENDED
BYTE 1
BYTE 2
DEVICE
INFORMATION
STRING LENGTH
Note: Each transition
shown for SI and SO represents one byte (8 bits)
12.3
Deep Power-Down
During normal operation, the device will be placed in the standby mode to consume less power
as long as the CS pin remains deasserted and no internal operation is in progress. The Deep
Power-Down command offers the ability to place the device into an even lower power consump-
tion state called the Deep Power-Down mode.
When the device is in the Deep Power-Down mode, all commands including the Read Status
Register command will be ignored with the exception of the Resume from Deep Power-Down
command. Since all commands will be ignored, the mode can be used as an extra protection
mechanism against program and erase operations.
Entering the Deep Power-Down mode is accomplished by simply asserting the CS pin, clocking
in the opcode of B9h, and then deasserting the CS pin. Any additional data clocked into the
device after the opcode will be ignored. When the CS pin is deasserted, the device will enter the
Deep Power-Down mode within the maximum time of t
.
EDPD
The complete opcode must be clocked in before the CS pin is deasserted, and the CS pin must
be deasserted on an even byte boundary (multiples of eight bits); otherwise, the device will abort
the operation and return to the standby mode once the CS pin is deasserted. In addition, the
device will default to the standby mode after a power-cycle.
The Deep Power-Down command will be ignored if an internally self-timed operation such as a
program or erase cycle is in progress. The Deep Power-Down command must be reissued after
the internally self-timed operation has been completed in order for the device to enter the Deep
Power-Down mode.
AT25DF641 [Preliminary]
44
3680B–DFLASH–2/08

Related parts for at25df641