cop87l88rk National Semiconductor Corporation, cop87l88rk Datasheet
cop87l88rk
Related parts for cop87l88rk
cop87l88rk Summary of contents
Page 1
... Device Memory (bytes) COP87L84EK 16k OTP EPROM COP87L88EK 16k OTP EPROM COP87L84RK 32k OTP EPROM COP87L88RK 32k OTP EPROM Key Features n Analog function block with — Analog comparator with seven input multiplexor — Constant current source and V /2 reference CC n Three 16-bit timers, each with two 16-bit registers supporting: — ...
Page 2
Block Diagram www.national.com FIGURE 1. Block Diagram 2 DS101133-1 ...
Page 3
... Connection Diagrams Plastic Chip Carrier Top View Order Number COP87L88EKV-XE or COP87L88RKV-XE See NS Plastic Chip Package Number V44A Order Number COP87L84EKN-XE or COP87L84RKN-XE See NS Molded Package Number N28B Order Number COP87L84EKM-XE or COP87L84RKM-XE See NS Molded Package Number M28B Note: -X Crystal Oscillator -E Halt Mode Enabled ...
Page 4
Connection Diagrams (Continued) Pinouts for 28-, 40-, and 44-Pin Packages Port Type L0 I/O MIWU L1 I/O MIWU L2 I/O MIWU L3 I/O MIWU L4 I/O MIWU L5 I/O MIWU L6 I/O MIWU L7 I/O MIWU G0 I/O INT G1 ...
Page 5
Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage ( Voltage at Any Pin −0. Electrical Characteristics −40˚C T +85˚C unless ...
Page 6
AC Electrical Characteristics −40˚C T +85˚C unless otherwise specified A Parameter Instruction Cycle Time ( Crystal, Resonator, R/C Oscillator Inputs t SETUP t HOLD Output Propagation Delay (Note PD1 PD0 SO, SK All Others ...
Page 7
Analog Function Block AC and DC Characteristics = 5.0V, −40˚ +85˚ Parameter Input Offset Voltage Input Common Mode Voltage Range (Note 10 Reference CC DC Supply Current for Comparator (when enabled) DC Supply Current ...
Page 8
Typical Performance Characteristics www.national.com = +125˚C) (Continued) (−55˚ DS101133-21 DS101133-23 DS101133-28 8 DS101133-22 DS101133-27 DS101133-29 ...
Page 9
Typical Performance Characteristics Pin Descriptions V and GND are the power supply pins. All V CC pins must be connected. CKI is the clock input. This can come from an R/C generated oscillator crystal oscillator (in conjunction with ...
Page 10
Pin Descriptions (Continued) Note that the chip will be placed in the HALT mode by writing a “1” to bit 7 of the Port G Data Register. Similarly the chip will be placed in the IDLE mode by writing a ...
Page 11
Functional Description (Continued the 8-bit Data Segment Address Register used to extend the lower half of the address range (00 to 7F) into 256 data segments of 128 bytes each. All the CPU registers are memory mapped with ...
Page 12
Data Memory Segment RAM Extension (Continued) *Reads as all ones. FIGURE 5. RAM Organization Reset The RESET input when pulled low initializes the microcon- troller. Initialization will occur whenever the RESET input is pulled low. Upon initialization, the data and ...
Page 13
Oscillator Circuits (Continued) TABLE 1. Crystal Oscillator Configuration CKI Freq ( (pF) (pF) (MHz 30– 30– 200 100–150 0.455 TABLE 2. RC ...
Page 14
Timers The device contains a very versatile set of timers (T0, T1, T2, T3). All timers and associated autoreload/capture regis- ters power up containing random data. TIMER T0 (IDLE TIMER) The device supports applications that require maintaining real time and ...
Page 15
Timers (Continued) FIGURE 9. Timer in External Event Counter Mode Mode 3. Input Capture Mode The device can precisely measure external frequencies or time external events by placing the timer block, Tx, in the in- put capture mode. In this ...
Page 16
Timers (Continued) The timer mode control bits (TxC3, TxC2 and TxC1) are detailed below: Mode TxC3 TxC2 Power Save Modes The ...
Page 17
Power Save Modes (Continued) IDLE MODE The device is placed in the IDLE mode by writing a “1” to the IDLE flag (G6 data bit). In this mode, all activities, except the associated on-board oscillator circuitry, the WATCHDOG logic, the ...
Page 18
Multi-Input Wakeup (Continued) If the L port bits have been used as outputs and then changed to inputs with Multi-Input Wakeup/Interrupt, a safety procedure should also be followed to avoid inherited pseudo wakeup conditions. After the selected L port bits ...
Page 19
Analog Function Block (Continued) This device contains an analog function block with the intent to provide a function which allows for single slope, low cost, A/D conversion channels. CMPSL REGISTER (ADDRESS X’00B7) CMPT2B CMPISEL2 CMPISEL1 CMPISEL0 ...
Page 20
Interrupts (Continued) MASKABLE INTERRUPTS All interrupts other than the Software Trap are maskable. Each maskable interrupt has an associated enable bit and pending flag bit. The pending bit is set to 1 when the interrupt condition occurs. The state of ...
Page 21
Interrupts (Continued) An interrupt service routine typically ends with an RETI in- struction. This instruction sets the GIE bit back to 1, pops the address stored on the stack, and restores that address to the program counter. Program execution then ...
Page 22
Interrupts (Continued) Arbitration Ranking (1) Highest Software Reserved (2) External (3) Timer T0 (4) Timer T1 (5) Timer T1 (6) MICROWIRE/PLUS BUSY Low Reserved (7) Reserved (8) Reserved (9) Timer T2 (10) Timer T2 (11) Timer T3 (12) Timer T3 ...
Page 23
Interrupts (Continued) DS101133-29 FIGURE 14. VIS Operation DS101133-30 FIGURE 15. VIS Flowchart 23 www.national.com ...
Page 24
Interrupts (Continued) Programming Example: External Interrupt PSW =00EF CNTRL =00EE RBIT 0,PORTGC RBIT 0,PORTGD SBIT IEDG, CNTRL SBIT EXEN, PSW SBIT GIE, PSW WAIT: JP WAIT . . . .=0FF VIS . . . .=01FA .ADDRW SERVICE . . INT_EXIT: ...
Page 25
Interrupts (Continued) NON-MASKABLE INTERRUPT Pending Flag There is a pending flag bit associated with the non-maskable interrupt, called STPND. This pending flag is not memory- mapped and cannot be accessed directly by the software. The pending flag is reset to ...
Page 26
WATCHDOG The device contains a WATCHDOG and clock monitor. The WATCHDOG is designed to detect the user program getting stuck in infinite loops resulting in loss of program control or “runaway” programs. The Clock Monitor is used to detect the ...
Page 27
WATCHDOG Operation (Continued) • The initial WATCHDOG service must match the key data value in the WATCHDOG Service register WDSVR in or- der to avoid a WATCHDOG error. • Subsequent WATCHDOG services must match all three data fields in WDSVR ...
Page 28
MICROWIRE/PLUS (Continued) Key Window Data Data Match Match Don’t Care Mismatch Mismatch Don’t Care Don’t Care Don’t Care TABLE 8. MICROWIRE/PLUS Master Mode Clock Select SL1 SL0 ...
Page 29
MICROWIRE/PLUS (Continued) FIGURE 17. MICROWIRE/PLUS Application DS101133-17 29 www.national.com ...
Page 30
Memory Map All RAM, ports and registers (except A and PC) are mapped into data memory address space. Address Contents S/ADD REG 0000 to 006F On-Chip RAM bytes (112 bytes) 0070 to 007F Unused RAM Address Space (Reads As All ...
Page 31
Addressing Modes There are ten addressing modes, six for operand addressing and four for transfer of control. OPERAND ADDRESSING MODES Register Indirect This is the “normal” addressing mode. The operand is the data memory addressed by the B pointer or ...
Page 32
Instruction Set (Continued) INSTRUCTION SET ADD A,Meml ADD ADC A,Meml ADD with Carry SUBC A,Meml Subtract with Carry AND A,Meml Logical AND ANDSZ A,Imm Logical AND Immed., Skip if Zero OR A,Meml Logical OR XOR A,Meml Logical EXclusive OR IFEQ ...
Page 33
Instruction Set (Continued) JSRL Addr. Jump SubRoutine Long JSR Addr Jump SubRoutine JID Jump InDirect RET RETurn from subroutine RETSK RETurn and SKip RETI RETurn from Interrupt INTR Generate an Interrupt NOP No OPeration [SP] PL, [SP−1] PU,SP− ...
Page 34
Instruction Set (Continued) Instruction Execution Time Most instructions are single byte (with immediate addressing mode instructions taking two bytes). Most single byte instructions take one cycle time to execute. • Skipped instructions require x number of cycles to be skipped, ...
Page 35
Bits 35 www.national.com ...
Page 36
Development Support OVERVIEW National is engaged with an international community of inde- pendent 3rd party vendors who provide hardware and soft- ware development tool support. Through National’s interac- tion and guidance, these tools cooperate to form a choice of tools ...
Page 37
Development Support (Continued) • COP8-MLSIM: Free Instruction Level Simulator tool for Windows. For testing and debugging software instruc- tions only (No I/O or interrupt support). COP8 Real-Time Emulation Tools • COP8-DM: MetaLink Debug Module. A moderately priced real-time in-circuit emulation ...
Page 38
Development Support (Continued) WHERE TO GET TOOLS Tools are ordered directly from the following vendors. Please go to the vendor’s web site for current listings of distributors. Vendor Home Office Aisys U.S.A.: Santa Clara, CA 1-408-327-8820 fax: 1-408-327-8830 Byte Craft ...
Page 39
Physical Dimensions inches (millimeters) unless otherwise noted Molded SO Wide Body Package (WM) Order Number COP684EK-XXX/WM, COP884EK-XXX/WM, COP984EK-XXX/WM or COP984EKH-XXX/WM Order Number COP684EK-XXX/N, COP884EK-XXX/N, COP984EK-XXX/N or COP984EKH-XXX/N NS Package Number M28B Molded Dual-In-Line Package (N) NS Package Number N28B 39 ...
Page 40
Physical Dimensions inches (millimeters) unless otherwise noted (Continued) Order Number COP688EK-XXX/N, COP888EK-XXX/N, Order Number COP688EK-XXX/V, COP888EK-XXX/V, www.national.com Molded Dual-In-Line Package (N) COP988EK-XXX/N or COP988EKH-XXX/N NS Package Number N40A Plastic Leaded Chip Carrier (V) COP988EK-XXX/V or COP988EKH-XXX/V NS Package Number V44A ...
Page 41
... NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant ...