cop888cf National Semiconductor Corporation, cop888cf Datasheet
cop888cf
Related parts for cop888cf
cop888cf Summary of contents
Page 1
... COP888CF 8-Bit CMOS ROM Based Microcontrollers with 4k Memory and A/D Converter General Description The COP888CF ROM based microcontrollers are highly in- tegrated COP8 ™ Feature core devices with 4k memory and advanced features including an A/D Converter. These single- chip CMOS devices are suited for applications requiring a full featured controller with an 8-bit A/D converter ...
Page 2
Block Diagram www.national.com FIGURE 1. Block Diagram 2 DS009425-1 ...
Page 3
... See NS Plastic Chip Package Number V44A DS009425-2 Order Number COP884CF-XXX/N, COP884CF-XXX/WM, COP984CF-XXX/N, COP984CFH-XXX/N, COP984CFH-XXX/WM or COP984CFH-XXX/WM See NS Package Number N28B or M28B Dual-In-Line Package DS009425-4 Top View Order Number COP888CF-XXX/N, COP988CF-XXX/N or COP988CFH-XXX/N See NS Molded Package Number N40A FIGURE 2. Connection Diagrams 3 Dual-In-Line Package DS009425-37 Top View www.national.com ...
Page 4
Connection Diagrams Pinouts for 28-, 40- and 44-Pin Packages Port Type L0 I/O MIWU L1 I/O MIWU L2 I/O MIWU L3 I/O MIWU L4 I/O MIWU L5 I/O MIWU L6 I/O MIWU L7 I/O MIWU G0 I/O INT G1 WDOUT ...
Page 5
Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage ( Voltage at Any Pin DC Electrical Characteristics 988CF: 0˚C T +70˚C unless otherwise specified ...
Page 6
DC Electrical Characteristics 988CF: 0˚C T +70˚C unless otherwise specified A Parameter Allowable Sink/Source Current per Pin D Outputs (Sink) All others Maximum Input Current without Latchup (Note 7) RAM Retention Voltage Input Capacitance Load Capacitance on D2 ...
Page 7
AC Electrical Characteristics 0˚C T +70˚C unless otherwise specified A Parameter Instruction Cycle Time ( Crystal, Resonator R/C Oscillator Inputs t SETUP t HOLD Output Propagation Delay (Note PD1 PD0 SO, SK All Others ...
Page 8
Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Supply Voltage ( Voltage at Any Pin DC Electrical Characteristics 888CF: −40˚C T +85˚C unless otherwise specified ...
Page 9
DC Electrical Characteristics 888CF: −40˚C T +85˚C unless otherwise specified A Parameter RAM Retention Voltage Input Capacitance Load Capacitance on D2 Note 11: Rate of voltage change must be less then 0.5 V/ms. Note 12: Supply current is ...
Page 10
AC Electrical Characteristics 888CF: −40˚C T +85˚C unless otherwise specified A Parameter Instruction Cycle Time ( Crystal, Resonator R/C Oscillator Inputs t SETUP t HOLD Output Propagation Delay (Note 14 PD1 PD0 SO, SK All ...
Page 11
A/D Converter Specifications Note 17: Pins G6 and RESET are designed with a high voltage input network for factory testing. These pins allow input voltages greater than V have sink current to V when biased at voltages greater than V ...
Page 12
Typical Performance Characteristics Halt — Dynamic — (Crystal Clock Option) Port L/C/G Push-Pull Source Current www.national.com (−40˚C to +85˚C) Idle — (Crystal Clock Option) DS009425-29 Port L/C/G Weak Pull-Up Source Current ...
Page 13
Typical Performance Characteristics Port D Source Current Pin Descriptions V and GND are the power supply pins and AGND are the reference voltage pins for the REF on-board A/D converter. CKI is the clock input. This can come ...
Page 14
Pin Descriptions (Continued) Port 8-bit port with 5 I/O pins (G0, G2–G5), an input pin (G6), and two dedicated output pins (G1 and G7). Pins G0 and G2–G6 all have Schmitt Triggers on their inputs. Pin G1 ...
Page 15
Reset The RESET input when pulled low initializes the microcon- troller. Initialization will occur whenever the RESET input is pulled low. Upon initialization, the data and configuration registers for Ports L, G, and C are cleared, resulting in these Ports ...
Page 16
Control Registers CNTRL Register (Address X'00EE) T1C3 T1C2 T1C1 T1C0 MSEL Bit 7 The Timer1 (T1) and MICROWIRE/PLUS control register contains the following bits: T1C3 Timer T1 mode control bit T1C2 Timer T1 mode control bit T1C1 Timer T1 mode ...
Page 17
... FIGURE 7. Timers Mode 1. Processor Independent PWM Mode As the name suggests, this mode allows the COP888CF to generate a PWM signal with very minimal user intervention. The user only has to define the parameters of the PWM sig- nal (ON time and OFF time). Once begun, the timer block will continuously generate the PWM signal completely indepen- dent of the microcontroller ...
Page 18
Timers (Continued) ters. Each register acts in conjunction with a pin. The register RxA acts in conjunction with the TxA pin and the register RxB acts in conjunction with the TxB pin. The timer value gets copied over into the ...
Page 19
Timers (Continued) The timer mode control bits (TxC3, TxC2 and TxC1) are detailed below: Mode TxC3 TxC2 Power Save Modes The ...
Page 20
Power Save Modes (Continued) IDLE MODE The device is placed in the IDLE mode by writing a “1” to the IDLE flag (G6 data bit). In this mode, all activity, except the associated on-board oscillator circuitry, the WatchDog logic, the ...
Page 21
Multi-Input Wakeup (Continued) The GIE (global interrupt enable) bit enables the interrupt function. A control flag, LPEN, functions as a global interrupt enable for Port L interrupts. Setting the LPEN flag will enable interrupts and vice versa. A separate global ...
Page 22
A/D Converter (Continued) A/D Control Register A control register, Reg: ENAD, contains 3 bits for channel se- lection, 3 bits for prescaler selection, and 2 bits for mode se- lection. An A/D conversion is initiated by writing to the ENAD ...
Page 23
A/D Converter (Continued) sist of 1 cycle at the beginning for reset, 2 cycles for sam- pling, 8 cycles for converting, and 1 cycle for loading the re- sult into the A/D result register (ADRSLT). This A/D result register is ...
Page 24
Interrupts (Continued) MASKABLE INTERRUPTS All interrupts other than the Software Trap are maskable. Each maskable interrupt has an associated enable bit and pending flag bit. The pending bit is set to 1 when the interrupt condition occurs. The state of ...
Page 25
Interrupts (Continued) address stored on the stack, and restores that address to the program counter. Program execution then proceeds with the next instruction that would have been executed had there been no interrupt. If there are any valid interrupts pending, ...
Page 26
Interrupts (Continued) Arbitration Ranking (1) Highest Software Reserved (2) External (3) Timer T0 (4) Timer T1 (5) Timer T1 (6) MICROWIRE/PLUS Reserved Reserved Reserved (7) Timer T2 (8) Timer T2 Reserved Reserved (9) Port L/Wakeup (10) Lowest Default Note 19: ...
Page 27
Interrupts (Continued) FIGURE 14. VIS Operation FIGURE 15. VIS Flowchart 27 DS009425-40 DS009425-41 www.national.com ...
Page 28
Interrupts (Continued) Programming Example: External Interrupt PSW =00EF CNTRL =00EE RBIT 0,PORTGC RBIT 0,PORTGD SBIT IEDG, CNTRL SBIT EXEN, PSW SBIT GIE, PSW WAIT: JP WAIT . . . .=0FF VIS . . . .=01FA .ADDRW SERVICE . . INT_EXIT: ...
Page 29
Interrupts (Continued) NON-MASKABLE INTERRUPT Pending Flag There is a pending flag bit associated with the non-maskable interrupt, called STPND. This pending flag is not memory- mapped and cannot be accessed directly by the software. The pending flag is reset to ...
Page 30
WATCHDOG The device contains a WATCHDOG and clock monitor. The WATCHDOG is designed to detect the user program getting stuck in infinite loops resulting in loss of program control or “runaway” programs. The Clock Monitor is used to detect the ...
Page 31
WATCHDOG Operation Key Window Data Data Match Match Don’t Care Mismatch Mismatch Don’t Care Don’t Care Don’t Care WATCHDOG AND CLOCK MONITOR SUMMARY The following salient points regarding the WATCHDOG and CLOCK MONITOR should be noted: • Both the WATCHDOG ...
Page 32
... BUSY bit by software to allow less than 8 bits to shift. If enabled, an interrupt is generated when eight data bits have been shifted. The device may enter the MICROWIRE/PLUS mode either as a Master Slave. Figure 17 shows how two COP888CF microcontrollers and several peripherals may be interconnected using the MICROWIRE/PLUS ar- rangements. Warning: The SIO register should only be loaded when the SK clock is low ...
Page 33
MICROWIRE/PLUS (Continued) MICROWIRE/PLUS Slave Mode Operation In the MICROWIRE/PLUS Slave mode of operation the SK clock is generated by an external source. Setting the MSEL bit in the CNTRL register enables the SO and SK functions onto the G Port. ...
Page 34
Addressing Modes The device has ten addressing modes, six for operand ad- dressing and four for transfer of control. OPERAND ADDRESSING MODES Register Indirect This is the “normal” addressing mode. The operand is the data memory addressed by the B ...
Page 35
Instruction Set (Continued) INSTRUCTION SET ADD A,Meml ADD ADC A,Meml ADD with Carry SUBC A,Meml Subtract with Carry AND A,Meml Logical AND ANDSZ A,Imm Logical AND Immed., Skip if Zero OR A,Meml Logical OR XOR A,Meml Logical EXclusive OR IFEQ ...
Page 36
Instruction Set (Continued) JSRL Addr. Jump SubRoutine Long JSR Addr Jump SubRoutine JID Jump InDirect RET RETurn from subroutine RETSK RETurn and SKip RETI RETurn from Interrupt INTR Generate an Interrupt NOP No OPeration www.national.com [SP] PL, [SP−1] PU,SP−2, PC ...
Page 37
Instruction Execution Time Most instructions are single byte (with immediate addressing mode instructions taking two bytes). Most single byte instructions take one cycle time to execute. Skipped instructions require x number of cycles to be skipped, where x equals the ...
Page 38
Instruction Execution Time www.national.com (Continued) Nibble Lower 38 ...
Page 39
Mask Options The mask programmable options are shown below. The op- tions are programmed at the same time as the ROM pattern submission. OPTION 1: CLOCK CONFIGURATION = 1 Crystal Oscillator (CKI/10) G7 (CKO) is clock generator output to crystal/resonator ...
Page 40
... COP8-MLSIM: Free Instruction Level Simulator tool for Windows. For testing and debugging software instruc- tions only (No I/O or interrupt support). TOOLS ORDERING NUMBERS FOR THE COP888CF FAMILY DEVICES Vendor Tools National COP8-NSEVAL COP8-NSEVAL ...
Page 41
Development Tools Support OTP Programmers Contact vendors < Cost: Free $100 $100 - $300 $300 - $1k $1k - $3k $3k - $5k WHERE TO GET TOOLS Tools are ordered ...
Page 42
Physical Dimensions www.national.com inches (millimeters) unless otherwise noted Molded SO Wide Body Package (M) Order Number COP884CF-XXX/WM, COP984CF-XXX/WM or COP84CFH-XXX/WM NS Package Number M28B Molded Dual-In-Line Package (N) Order Number COP884CF-XXX/N, COP984CF-XXX/N or COP984CFH-XXX/N NS Package Number N28B 42 ...
Page 43
... Physical Dimensions inches (millimeters) unless otherwise noted (Continued) Molded Dual-In-Line Package (N) Order Number COP888CF-XXX/N, COP988CF-XXX/N or COP988CFH-XXX/N NS Package Number N40A Plastic Leaded Chip Carrier (V) Order Number COP888CF-XXX/V, COP988CF-XXX/V or COP988CFH-XXX/V NS Package Number V44A 43 www.national.com ...
Page 44
... NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant ...