m52s64322a Elite Semiconductor Memory Technology Inc., m52s64322a Datasheet - Page 42

no-image

m52s64322a

Manufacturer Part Number
m52s64322a
Description
512k X 32 Bit X 4 Banks Mobile Synchronous Dram
Manufacturer
Elite Semiconductor Memory Technology Inc.
Datasheet
ESMT
Deep Power Down Mode Entry & Exit Cycle
Note:
DEFINITION OF DEEP POWER MODE FOR Mobile SDRAM:
Deep Power Down Mode is an operating mode to achieve maximum power reduction by cutting the power of the whole memory
of the device. Once the device enters in Deep Power Down Mode, data will not be retained. Full initialization is required when
the device exits from Deep Power Down Mode.
TO ENTER DEEP POWER DOWN MODE
1) The deep power down mode is entered by having CS and WE held low with RAS and CAS high at the rising edge of
2) Clock must be stable before exited deep power down mode.
3) Device must be in the all banks idle state prior to entering Deep Power Down mode.
TO EXIT DEEP POWER DOWN MODE
4) The deep power down mode is exited by asserting CKE high.
5) 200 μ s wait time is required to exit from Deep Power Down.
6) Upon exiting deep power down an all bank precharge command must be issued followed by two auto refresh commands
Elite Semiconductor Memory Technology Inc.
the clock. While CKE is low.
and a load mode register sequence.
Publication Date: Aug. 2009
Revision: 1.3
M52S64322A
42/47

Related parts for m52s64322a