as7c33128pfd32a Alliance Memory, Inc, as7c33128pfd32a Datasheet - Page 2

• Manufacturer Part Number: as7c33128pfd32a
• Description: 3.3v 128k 32/36 Pipeline Burst Synchronous Sram
• Manufacturer: Alliance Memory, Inc

Functional description
The AS7C33128PFD32A and AS7C33128PFD36A are high-performance CMOS 4-Mbit synchronous Static Random Access Memory (SRAM)
devices organized as 131,072 words × 32 or 36 bits, and incorporate a two-stage register-register pipeline for highest frequency on any
given technology.
Timing for these devices is compatible with existing Pentium
(TMS320C6X), and PowerPC
Fast cycle times of 6/6.7/7.5/10 ns with clock access times (t
frequencies. Three chip enable (CE) inputs permit easy memory expansion. Burst operation is initiated in one of two ways: the controller
address strobe (ADSC), or the processor address strobe (ADSP). The burst advance pin (ADV) allows subsequent internally generated burst
addresses.
Read cycles are initiated with ADSP (regardless of WE and ADSC) using the new external address clocked into the on-chip address register
when ADSP is sampled Low, the chip enables are sampled active, and the output buffer is enabled with OE. In a read operation the data
accessed by the current address, registered in the address registers by the positive edge of CLK, are carried to the data-out registers and driven
on the output pins on the next positive edge of CLK. ADV is ignored on the clock edge that samples ADSP asserted, but is sampled on all
subsequent clock edges. Address is incremented internally for the next access of the burst when ADV is sampled Low, and both address
strobes are High. Burst operation is selectable with the LBO input. With LBO unconnected or driven High, burst operations use a Pentium
count sequence. With LBO driven LOW , the device uses a linear count sequence suitable for PowerPC
Write cycles are performed by disabling the output buffers with OE and asserting a write command. A global write enable GWE writes all
32/36 bits regardless of the state of individual BW[a:d] inputs. Alternately, when GWE is High, one or more bytes may be written by
asserting BWE and the appropriate individual byte BWn signal(s).
BWn is ignored on the clock edge that samples ADSP Low, but is sampled on all subsequent clock edges. Output buffers are disabled when
BWn is sampled LOW (regardless of OE). Data is clocked into the data input register when BWn is sampled Low. Address is incremented
internally to the next burst address if BWn and ADV are sampled Low.
Read or write cycles may also be initiated with ADSC instead of ADSP. The differences between cycles initiated with ADSC and ADSP follow.
AS7C33128PFD32A and AS7C33128PFD36A family operates from a core 3.3V power supply. I/Os use a separate power supply that can
operate at 2.5V or 3.3V. These devices are available in a 100-pin 14 × 20 mm TQFP package.
*PowerPC
Capacitance
Write enable truth table (per byte)
Key:
X = Don’t Care, L = Low, H = High, T = True, F = False; *= Valid read; n = a, b, c, d;
Input capacitance
I/O capacitance
• ADSP must be sampled HIGH when ADSC is sampled LOW to initiate a cycle with ADSC.
• WE signals are sampled on the clock edge that samples ADSC LOW (and ADSP High).
• Master chip enable CE0 blocks ADSP, but not ADSC.
3/22/01; v.1.0
Parameter
™
is a tradenark International Business Machines Corporation.
GWE
H
H
H
L
Symbol
C
™
C
I/O
IN
*
-based systems in computing, datacomm, instrumentation, and telecommunications systems.
BWE
H
X
L
L
Address and control pins
Alliance Semiconductor
I/O pins
Signals
®
synchronous cache specifications. This architecture is suited for ASIC, DSP
CD
) of 3.5/3.8/4.0/5.0 ns enable 166, 150, 133 and 100 MHz bus
®
WE
BWn
,
WEn
H
X
X
L
= internal write signal.
V
Test conditions
IN
V
= V
™
IN
and many other applications.
OUT
= 0V
AS7C33128PFD32A
AS7C33128PFD36A
= 0V
WEn
F*
F
T
T
*
Max
5
7
P. 2 of 11
Unit
pF
pF
®