m368l1713ctl Samsung Semiconductor, Inc., m368l1713ctl Datasheet

no-image

m368l1713ctl

Manufacturer Part Number
m368l1713ctl
Description
128mb Ddr Sdram Module 16mx64 Based On 16mx8 Ddr Sdram Unbuffered 184pin Dimm 64-bit Non-ecc/parity
Manufacturer
Samsung Semiconductor, Inc.
Datasheet
184pin Unbuffered DDR SDRAM MODULE
M368L1713CTL
128MB DDR SDRAM MODULE
(16Mx64 based on 16Mx8 DDR SDRAM)
Unbuffered 184pin DIMM
64-bit Non-ECC/Parity
Revision 0.3
May. 2002
Rev. 0.3 May. 2002

Related parts for m368l1713ctl

m368l1713ctl Summary of contents

Page 1

... M368L1713CTL 128MB DDR SDRAM MODULE (16Mx64 based on 16Mx8 DDR SDRAM) Unbuffered 184pin DIMM 64-bit Non-ECC/Parity 184pin Unbuffered DDR SDRAM MODULE Revision 0.3 May. 2002 Rev. 0.3 May. 2002 ...

Page 2

... M368L1713CTL Revision History Revision 0.0 (Oct. 2001) 1. First release Revision 0.1 (Nov. 2001) 1. Added DDR333 function 2. Updated DDR333 test specification 3. Deleted typical current in IDD spec. table 4. Included address and control input setup/hold time(tIS/tIH) at slow slew rate in DDR200/266 AC specification 5. Deleted Exit self refresh to write command(tXSW) in DDR200/266 AC specification 6 ...

Page 3

... M368L1713CTL DDR SDRAM 184pin DIMM 16Mx64 DDR SDRAM 184pin DIMM based on 16Mx8 GENERAL DESCRIPTION The Samsung M368L1713CTL is 16M bit x 64 Double Data Rate SDRAM high density memory modules. The Samsung M368L1713CTL consists of eight CMOS 16M x 8 bit with 4banks Double Data Rate SDRAMs in 66pin TSOP- II(400mil) packages mounted on a 184pin glass-epoxy sub- strate ...

Page 4

... M368L1713CTL Functional Block Diagram CS0 DQS0 DM0 DQ0 I/O 7 DQ1 I DQ2 I/O 1 DQ3 I/O 0 I/O 5 DQ4 DQ5 I/O 4 I/O 3 DQ6 DQ7 I/O 2 DQS1 DM1 DQ8 I/O 7 DQ9 I DQ10 I/O 1 DQ11 I/O 0 DQ12 I/O 5 I/O 4 DQ13 DQ14 I/O 3 DQ15 I/O 2 DQS2 DM2 DM CS DQ16 I/O 7 DQ17 I DQ18 ...

Page 5

... M368L1713CTL ABSOLUTE MAXIMUM RATINGS Parameter Voltage on any pin relative to Vss Voltage on V supply relative to Vss D D Voltage on V supply relative to Vss DDQ Storage temperature Power dissipation Short circuit current Note : Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to recommended operating condition. ...

Page 6

... M368L1713CTL DDR SDRAM IDD spec table Symbol B3(DDR333@CL=2.5) A2(DDR266@CL=2) IDD0 880 IDD1 1120 IDD2P IDD2F 256 IDD2Q 160 IDD3P 320 IDD3N 440 IDD4R 1280 IDD4W 1280 IDD5 1680 IDD6 Normal Low power IDD7A 3200 * Module IDD was calculated on the basis of component IDD and can be differently measured according to DQ loading cap. ...

Page 7

... M368L1713CTL Input/Output CAPACITANCE Parameter Input capacitance Input capacitance(CKE ) 0 Input capacitance Input capacitance( CLK , CLK 0 1, Data & DQS input/output capacitance(DQ Input capacitance(DM ~ 184pin Unbuffered DDR SDRAM MODULE V =0.5 Output Z0=50 C =30pF LOAD Output Load Circuit (SSTL_2) (V =2.5V, V =2.5V ...

Page 8

... M368L1713CTL AC Timming Parameters & Specifications Parameter Row cycle time Refresh row cycle time Row active time RAS to CAS delay Row precharge time Row active to Row active delay Write recovery time Last data in to Read command Col. address to Col. address delay CL=2.0 Clock cycle time CL=2 ...

Page 9

... M368L1713CTL Parameter Symbol Mode register set cycle time DQ & DM setup time to DQS DQ & DM hold time to DQS Control & Address input pulse width DQ & DM input pulse width Power down exit time Exit self refresh to non-Read command Exit self refresh to read command Refresh interval time ...

Page 10

... M368L1713CTL 8. I/O Setup/Hold Plateau Derating I/O Input Level (mV) 280 This derating table is used to increase tDS/tDH in the case where the input level is flat below VREF up to 2ns. 9. I/O Delta Rise/Fall Rate(1/slew-rate) Derating Delta Rise/Fall Rate (ns/V) 0 0.25 0.5 This derating table is used to increase t is calated as 1/SlewRate1-1/SlewRate2. For example, if slew rate 1 = 5V/ns and slew rate 2 =.4V/ns then the Delta Rise/Fall Rate =-0/5ns/V ...

Page 11

... M368L1713CTL Command Truth Table COMMAND Register Extended MRS Register Mode Register Set Auto Refresh Refresh Self Refresh Bank Active & Row Addr. Read & Auto Precharge Disable Column Address Auto Precharge Enable Write & Auto Precharge Disable Column Address Auto Precharge Enable ...

Page 12

... M368L1713CTL PACKAGE DIMENSIONS 1.25 (31.75 0.250 (6.350) 0.26 (6.62) 2.175 Detail A Tolerances : ± 0.005(.13) unless otherwise specified. The used device is 16Mx8 DDR SDRAM, TSOP. SDRAM Part NO : K4H280838C. 184pin Unbuffered DDR SDRAM MODULE 5.25 ± 0.005 (133.350 ± 0.13) 5.077 (128.950) A 2.55 1.95 (64.77) (49.53) 0.157 (4.00) 0.1496 (3.80) 0.071 (1.80) Detail B Units : Inches (Millimeters) ...

Related keywords