ppc405ex Applied Micro Circuits Corporation (AMCC), ppc405ex Datasheet - Page 15
ppc405ex
Manufacturer Part Number
ppc405ex
Description
Powerpc 405ex Embedded Processor
Manufacturer
Applied Micro Circuits Corporation (AMCC)
Datasheet
1.PPC405EX.pdf
(74 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ppc405ex-NSA400T
Manufacturer:
AMCC
Quantity:
475
Company:
Part Number:
ppc405ex-NSC400T
Manufacturer:
AMCC
Quantity:
6 728
Company:
Part Number:
ppc405ex-NSD600T
Manufacturer:
AMCC/10
Quantity:
4 166
Company:
Part Number:
ppc405ex-SPC533T
Manufacturer:
AMCC
Quantity:
299
Company:
Part Number:
ppc405exR-CPC400T
Manufacturer:
IR
Quantity:
4 400
Part Number:
ppc405exR-NSD333T
Manufacturer:
MACOM
Quantity:
20 000
PPC405EX – PowerPC 405EX Embedded Processor
General Purpose I/O (GPIO) Controller
The GPIO controller enables multiplexing of module I/O pins with multiple functions within the chip. That is, a single
package pin can be assigned to multiple I/O functions. Which function the pin is assigned to is determined by
register bit settings controlled by software. This significantly reduces the number of package pins needed to
support multiple I/O groups.
Features include:
Universal Interrupt Controller (UIC)
The Universal Interrupt Controller (UIC) provides the control, status, and communications necessary between the
various sources of interrupts and the PPC405 processor.
Features include:
Ethernet Controller
The Ethernet support provides two 10/100/1000 Mbps interfaces (GMII/MII/RGMII ).
Features include:
AMCC Proprietary
• OPB slave interface is 32 bits wide
• Up to 32 GPIOs available
• Direct control of all functions from registers programmed by means of OPB bus master accesses
• Time multiplexing of controller outputs to module outputs
• Programmable conversion of module outputs to open-drain outputs (enables sharing of active low outputs
• Time multiplexing of module inputs to controller inputs
• Ten external interrupt sources supported
• Generate interrupt on level (high or low) or edge (rising or falling)
• Programmable as synchronous (edge-capture or level-sensitive) or asynchronous (edge- or level-sensitive
• Each interrupt source/bit programmable as critical or non critical
• DCR bus interface is 32 bits wide
• Optional interrupt handler vector generation
• Programmable polarity for all interrupt types
• Interrupts of the same type do not need to be in contiguous bit positions
• Status registers provide: current state of all interrupts, current state of enabled interrupts
• ANSI/IEEE Std. 802.3 and IEEE 802.3u supplement compliant
• Half-duplex and full-duplex support for the following:
• Receive and transmit FIFOs are 16K bytes each with programmable thresholds
• FCS control for transmit/receive packets
• Multiple packet handling in transmit and receive FIFOs
• Unicast, multicast, broadcast, and promiscuous address filtering
• Two 256-bit hash filters for unicast and multicast frames
• Automatic retransmission of collided frames
externally)
triggering)
– GPIOs are multiplexed with alternate functions
– If not in use for dedicated functions, I/Os are available as GPIOs
– Programmable vector base address
– Programmable vector offset size
– Programmable interrupt priority ordering
– One Gigabit Media Independent Interface (GMII)
– One Media Independent Interface (MII)
– Two Reduced GMII interfaces (RGMII)
Preliminary Data Sheet
Revision 1.21 - July 9, 2008
15