54abt574 National Semiconductor Corporation, 54abt574 Datasheet

no-image

54abt574

Manufacturer Part Number
54abt574
Description
Octal D-type Flip-flop With Tri-state Outputs
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
54abt574/BRA
Quantity:
4 582
Part Number:
54abt574E-QML
Manufacturer:
S/PHI
Quantity:
7
Part Number:
54abt574E-QML/5962-9322001Q2A
Manufacturer:
INTEL
Quantity:
9
Part Number:
54abt574E/QML
Manufacturer:
DDC
Quantity:
2
Part Number:
54abt574J-QML
Manufacturer:
MOT
Quantity:
33
© 1998 National Semiconductor Corporation
54ABT574
Octal D-Type Flip-Flop with TRI-STATE
General Description
The ’ABT574 is an octal flip-flop with a buffered common
Clock (CP) and a buffered common Output Enable (OE). The
information presented to the D inputs is stored in the
flip-flops on the LOW-to-HIGH Clock (CP) transition.
The device is functionally identical to the ’ABT374 except for
the pinouts.
Features
n Inputs and outputs on opposite sides of package
n Useful as input or output port for microprocessors
n Functionally identical to ’ABT374
Ordering Code
Connection Diagrams
FAST
54ABT574J/883
54ABT574W/883
54ABT574E/883
allowing easy interface with microprocessors
®
and TRI-STATE
Military
Pin Assignment for DIP and Flatpak
®
are registered trademarks of National Semiconductor Corporation.
Package Number
DS100208
DS100208-1
W20A
E20A
J20A
20-Lead Ceramic Dual-In-Line
20-Lead Cerpack
20-Lead Ceramic Leadless Chip Carrier, Type C
n TRI-STATE outputs for bus-oriented applications
n Output sink capability of 48 mA, source capability of
n Guaranteed multiple output switching specifications
n Output switching specified for both 50 pF and 250 pF
n Guaranteed simultaneous switching, noise level and
n Guaranteed latchup protection
n High impedance glitch free bus loading during entire
n Non-destructive hot insertion capability
n Standard Microcircuit Drawing (SMD) 5962-9322001
Pin Descriptions
D
CP
OE
O
Names
24 mA
loads
dynamic threshold performance
power up and power down cycle
0
0
–D
Pin
–O
7
7
Data Inputs
Clock Pulse Input
TRI-STATE Output Enable
TRI-STATE Outputs
Package Description
(Active Rising Edge)
Input (Active LOW)
®
Pin Assignment
Description
Outputs
for LCC
DS100208-2
www.national.com
July 1998

Related parts for 54abt574

54abt574 Summary of contents

Page 1

... Useful as input or output port for microprocessors n Functionally identical to ’ABT374 Ordering Code Military Package Number 54ABT574J/883 J20A 54ABT574W/883 W20A 54ABT574E/883 E20A Connection Diagrams Pin Assignment for DIP and Flatpak DS100208-1 FAST ® and TRI-STATE ® are registered trademarks of National Semiconductor Corporation. ...

Page 2

Functional Description The ’ABT574 consists of eight edge-triggered flip-flops with individual D-type inputs and TRI-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their indi- vidual ...

Page 3

Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias Ceramic V Pin Potential to Ground Pin CC Input ...

Page 4

AC Electrical Characteristics Symbol Parameter f Max Clock Frequency max t Propagation Delay PLH PHL n t Output Enable Time PZH t PZL t Output Disable Time PHZ t PLZ AC Operating Requirements Symbol Parameter t ...

Page 5

Capacitance (Continued pF Temperature ( PZH Output Switching Output = 50 pF Temperature ( PHZ Output Switching Output T LOW ...

Page 6

Capacitance (Continued Temperature ( PLH Outputs Switching, Clock to Output T vs Temperature ( PZH Outputs Switching Output T vs Temperature ( PHZ A ...

Page 7

Capacitance (Continued) = 25˚ Load Capacitance T PLH A 8 Outputs Switching, Clock to Output = 25˚ Load Capacitance T PZH A 8 Outputs Switching Output T and T vs Number Outputs Switching PLH ...

Page 8

AC Loading *Includes jig and probe capacitance FIGURE 1. Standard AC Test Load FIGURE 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions FIGURE 6. TRI-STATE Output HIGH and LOW Enable and Disable Times www.national.com DS100208-4 Input Pulse Requirements Amplitude ...

Page 9

Physical Dimensions inches (millimeters) unless otherwise noted 20-Lead Ceramic Dual-In-Line Package (D) 20-Terminal Ceramic Chip Carrier (L) NS Package Number E20A NS Package Number J20A 9 www.national.com ...

Page 10

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) LIFE SUPPORT POLICY NATIONAL’S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE- VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI- CONDUCTOR ...

Related keywords