upa1753 Renesas Electronics Corporation., upa1753 Datasheet

no-image

upa1753

Manufacturer Part Number
upa1753
Description
Switching Dual N-channel Power Mos Fet Industrial Use
Manufacturer
Renesas Electronics Corporation.
Datasheet
Document No. D11496EJ2V0DS00 (2nd edition)
Date Published October 1996 N
Printed in Japan
DESCRIPTION
fect Transistor designed for power management
application of notebook computers, and Li-ion bat-
tery application.
FEATURES
• Dual MOSFET chips in small package
• 2.5 V Gate Drive Type and Low On-Resistance
• Low C
• Built-in G-S Protection Diode
• Small and Surface Mount Package
ABSOLUTE MAXIMUM RATINGS (T
Drain to Source Voltage
Gate to Source Voltage
Drain Current (DC)
Drain Current (pulse)
Total Power Dissipation (1 unit)
Total Power Dissipation (2 unit)
Channel Temperature
Storage Temperature
device acutally used, an additional protection circuit is externally required if voltage exceeding the rated voltage may
be applied to this device.
This product is Dual N-Channel MOS Field Ef-
R
R
(Power SOP8)
Notes 1. PW
The diode connected between the gate and source of the transistor serves as a protector against ESD. When this
DS(on)1
DS(on)2
iss
= 30 m
= 40 m
2. T
C
A
iss
= 25 ˚C, Mounted on ceramic substrate of 2000 mm
= 740 pF Typ.
Max. (V
Max. (V
10 s, Duty Cycle
Note 1
DUAL N-CHANNEL POWER MOS FET
The information in this document is subject to change without notice.
GS
GS
= 4.5 V, I
= 2.5 V, I
MOS FIELD EFFECT POWER TRANSISTORS
Note 2
Note 2
D
D
= 3.0 A)
= 3.0 A)
1 %
I
P
P
V
V
I
T
T
D(DC)
D(pulse)
ch
stg
DSS
GSS
T
T
DATA SHEET
INDUSTRIAL USE
A
= 25 ˚C, all terminals are connected)
SWITCHING
–55 to +150
150
1.7
2.0
20
8.0
6.0
24
8
1
5.37 Max.
PACKAGE DIMENSIONS
0.40
1.27
2
+0.10
–0.05
1.1 mm
˚C
˚C
W
W
V
V
A
A
0.78 Max.
(in: millimeter)
5
4
0.12 M
Gate
Gate
Protection
Diode
1
2
7, 8
3
4
5, 6
PA1753
0.5 ±0.2
; Source 1
; Gate 1
; Drain 1
; Source 2
; Gate 2
; Drain 2
6.0 ±0.3
4.4
Source
Drain
©
Body
Diode
0.8
0.10
1996

Related parts for upa1753

upa1753 Summary of contents

Page 1

DUAL N-CHANNEL POWER MOS FET DESCRIPTION This product is Dual N-Channel MOS Field Ef- fect Transistor designed for power management application of notebook computers, and Li-ion bat- tery application. FEATURES • Dual MOSFET chips in small package • 2.5 V ...

Page 2

ELECTRICAL CHARACTERISTICS (T Characteristics Symbol Drain to Source On-state Resistance R R Gate to Source Cutoff Voltage V Forward Transfer Admittance |y Drain Leakage Current I DSS Gate to Source Leakage Current I GSS Input Capacitance C Output Capacitance C ...

Page 3

DERATING FACTOR OF FORWARD BIAS SAFE OPERATING AREA 100 100 120 140 160 T - Ambient Temperature - °C A FORWARD BIAS SAFE OPERATING AREA 100 Mounted on ceramic 2 substrate ...

Page 4

TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH 1 000 100 10 1 0.1 0.01 0.001 10 100 FORWARD TRANSFER ADMITTANCE vs. DRAIN CURRENT 100 T = –25 ° °C 75 °C 125 ° 0 ...

Page 5

DRAIN TO SOURCE ON-STATE RESISTANCE vs. CHANNEL TEMPERATURE 2 4 – 100 150 T - Channel Temperature - °C ch CAPACITANCE vs. DRAIN TO SOURCE VOLTAGE ...

Page 6

REFERENCE Document Name NEC semiconductor device reliability/quality control system Quality grade on NEC semiconductor devices Semiconductor device mounting technology manual Semiconductor device package manual Guide to quality assurance for semiconductor devices Semiconductor selection guide Power MOS FET features and application ...

Page 7

PA1753 7 ...

Page 8

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document. NEC ...

Related keywords