cxm3549xr Sony Electronics, cxm3549xr Datasheet

no-image

cxm3549xr

Manufacturer Part Number
cxm3549xr
Description
Dp5t Antenna Switch For Umts/lte Dual Mode Phones
Manufacturer
Sony Electronics
Datasheet
Preliminary
DP5T Antenna Switch for UMTS/LTE Dual Mode Phones
Description
Features
Structure
The CXM3549XR is a DP5T antenna switch for UMTS/LTE dual-mode handsets.
The CXM3549XR has a CMOS SPI interface decoder.
The Sony GaAs junction gate pHEMT (JPHEMT) MMIC process is used for low insertion loss and high linearity.
(Application: UMTS/LTE dual-mode handsets SPI interface)
Sony reserves the right to change products and specifications without prior notice. This information does not convey any license
by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating
the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.
Note on Handling
GaAs MMIC's are ESD sensitive devices. Special handling precautions are required.
Low insertion loss:
Low voltage operation:
SPI interface
No DC blocking capacitors
Small package size:
Lead-free and RoHS compliant
GaAs junction-gate PHEMT (JPHEMT) MMIC switch, CMOS decoder
0.5 dB (Typ.) TRx (Band 1/7)
* including recommended circuit
V
XQFN-22P (3.3 mm  2.4 mm  0.35 mm Max.)
DD
= 2.5 V
- 1 -
Preliminary
CXM3549XR
PE11509

Related parts for cxm3549xr

cxm3549xr Summary of contents

Page 1

... DP5T Antenna Switch for UMTS/LTE Dual Mode Phones Preliminary Description The CXM3549XR is a DP5T antenna switch for UMTS/LTE dual-mode handsets. The CXM3549XR has a CMOS SPI interface decoder. The Sony GaAs junction gate pHEMT (JPHEMT) MMIC process is used for low insertion loss and high linearity. ...

Page 2

Absolute Maximum Ratings  ( Bias voltage SPI bias voltage Input power max. (TRx1 Operating temperature Storage temperature SPI_V 3 dBm  –35 to +90 C ...

Page 3

Block Diagram - 3 - ...

Page 4

Pin Configuration TRx3 GND TRx2 GND TRx1 GND XQFN-22Pin PKG (2.4mm × 3.3mm × 0.35mm Typ.) 15 Top View GND2 6 ...

Page 5

DC Bias Condition Item V DD Vctl ( ANT SEL) (H) Vctl ( ANT SEL) (L) SPI_V DD SPI_Vctl (H) SPI_V SPI_Vctl (L) SPI Timing Characteristic Item Symbol SPI bias current SPI_I SPI Ctrl current SPI_Ictl SPI_Enable SPI_EN Clock freaquency ...

Page 6

SPI Control Specification Item Address bits Data bits Total bits Clock edge (data sampling) Rising edge Address 29 MSB R/W Address1 Port symbol GSM/ GSM_ UMTS ANT TRx5 0 X ...

Page 7

Electrical Characteristics 1 ( characteristic (V = 2.9 V, SPI_V = 1 Item Bias current V = 2.9 V, SPI_V DD SPI_V DD SPI bias current SPI_V DD Ctrl current V ...

Page 8

TRx2 (Band 2.9 V, SPI_V = 1 Item State Condition Band 1 Insertion ANT-TRx2 loss Band 4 RF Port VSWR ANT-TRx2 ANT Port SW ANT-TRx2 Path: Non Active ANT-TRx2 isolation ...

Page 9

TRx3 (Band 2.9 V, SPI_V = 1 Item State Condition Band 9 Insertion ANT-TRx3 loss Band 2 RF Port VSWR ANT-TRx3 ANT Port SW ANT-TRx3 Path: Non Active ANT-TRx3 isolation ...

Page 10

TRx4 (Band 11, 5/ 2.9 V, SPI_V = 1 Item State Condition Band 11 Insertion ANT-TRx4 loss Band 5/6 RF Port VSWR ANT-TRx4 ANT Port SW ANT-TRx4 Path: Non Active ANT-TRx4 isolation ...

Page 11

TRx5 (Band 5/6, 12 2.9 V, SPI_V = 1 Item State Condition Band 5/6 Insertion ANT-TRx5 loss Band 12 RF Port VSWR ANT-TRx5 ANT Port SW ANT-TRx5 Path: Non Active ANT-TRx5 isolation ...

Page 12

Electrical Characteristics 2 (Ta = –30 to +85 DC characteristic (V = 2.9 V, SPI_V = 1 – Item Bias current V = 2.9 V, SPI_V DD SPI_V DD SPI bias current SPI_V ...

Page 13

TRx2 (Band 2.9 V, SPI_V = 1 – Item State Condition Band 1 Insertion ANT-TRx2 loss Band 4 RF Port VSWR ANT-TRx2 ANT Port SW ANT-TRx2 Path: Non Active ...

Page 14

TRx3 (Band 2.9 V, SPI_V = 1 – Item State Condition Band 9 Insertion ANT-TRx3 loss Band 2 RF Port VSWR ANT-TRx3 ANT Port SW ANT-TRx3 Path: Non Active ...

Page 15

TRx4 (Band 11, 5/ 2.9 V, SPI_V = 1 – Item State Condition Band 11 Insertion ANT-TRx4 loss Band 5/6 RF Port VSWR ANT-TRx4 ANT Port SW ANT-TRx4 Path: Non Active ...

Page 16

TRx5 (Band 5/6, 12 2.9 V, SPI_V = 1 – Item State Condition Band 5/6 Insertion ANT-TRx5 loss Band 12 RF Port VSWR ANT-TRx5 ANT Port SW ANT-TRx5 Path: Non Active ...

Page 17

Recommended Circuit TRx3 TRx2 TRx1 (Cbypass) C2 (100 pF Note blocking capacitors are required on all RF ports levels of all RF ports are GND inductor (18 nH) and C1 capacitor ...

Page 18

Recommended Land Pattern : Land area : Board resist open area : PKG outline Specification • PKG size: • Terminal pitch: 0.4 mm • Terminal length: 0.3 mm • Mask thickness: 0.11 mm 0.4 : Mask open area (Solder printing ...

Page 19

Package Outline (Unit: mm Sony Corporation ...

Related keywords