X9111 Xicor, X9111 Datasheet - Page 4

no-image

X9111

Manufacturer Part Number
X9111
Description
Single Digitally-Controlled Potentiometer
Manufacturer
Xicor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
X9111TV
Manufacturer:
XILINX
0
Part Number:
X9111TV
Manufacturer:
XICOR
Quantity:
20 000
Part Number:
X9111TV1427
Manufacturer:
MAXM
Quantity:
3 513
Part Number:
X9111TV1427
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
X9111TV14IZ-2.7
Manufacturer:
TI
Quantity:
47
Part Number:
X9111TV14Z
Manufacturer:
Intersil
Quantity:
1
Part Number:
X9111TV14Z-2.7
Manufacturer:
Intersil
Quantity:
1 425
Part Number:
X9111TV14Z-2.7
Manufacturer:
INTERSIL
Quantity:
20 000
X9111 – Preliminary Information
PIN DESCRIPTIONS
Bus Interface Pins
S
SO is a serial data output pin. During a read cycle,
data is shifted out on this pin. Data is clocked out by
the falling edge of the serial clock.
S
SI is the serial data input pin. All opcodes, byte
addresses and data to be written to the pots and pot
registers are input on this pin. Data is latched by the
rising edge of the serial clock.
S
The SCK input is used to clock data into and out of the
X9111.
H
HOLD is used in conjunction with the CS pin to select
the device. Once the part is selected and a serial
sequence is underway, HOLD may be used to pause the
serial communication with the controller without resetting
the serial sequence. To pause, HOLD must be brought
LOW while SCK is LOW. To resume communication,
HOLD is brought HIGH, again while SCK is LOW. If the
pause feature is not used, HOLD should be held HIGH at
all times.
D
The address inputs are used to set the 8-bit slave
address. A match in the slave address serial data
stream must be made with the address input (A1–A0)
in order to initiate communication with the X9111.
C
When CS is HIGH, the X9111 is deselected and the
SO pin is at high impedance, and (unless an internal
write cycle is underway) the device will be in the
standby state. CS LOW enables the X9111, placing it
in the active power mode. It should be noted that after
a power-up, a HIGH to LOW transition on CS is
required prior to the start of any operation.
H
The WP pin when LOW prevents nonvolatile writes to
the Data Registers.
REV 1.1.15 5/9/03
ERIAL
ERIAL
ERIAL
OLD
EVICE
HIP
ARDWARE
S
(HOLD)
ELECT
O
I
C
A
NPUT
LOCK
UTPUT
DDRESS
W
(CS)
(SI)
RITE
(SCK)
(SO)
(A
P
0
ROTECT
, A
1
)
I
NPUT
(WP)
www.xicor.com
Potentiometer Pins
R
The R
connections on a mechanical potentiometer.
R
The wiper pin is equivalent to the wiper terminal of a
mechanical potentiometer.
Bias Supply Pins
S
The V
is the system ground.
Other Pins
N
Pin should be left open. This pin is used for Xicor
manufacturing and test purposes.
PRINCIPLES OF OPERATION
DEVICE DESCRIPTION
Serial Interface
The X9111 supports the SPI interface hardware
conventions. The device is accessed via the SI input
with data clocked-in on the rising SCK. CS must be
LOW and the HOLD and WP pins must be HIGH
during the entire operation.
The SO and SI pins can be connected together, since
they have three state outputs. This can help to reduce
system pin count.
Array Description
The X9111 is comprised of a resistor array (see Figure
1). The array contains the equivalent of 1023 discrete
resistive segments that are connected in series. The
physical ends of each array are equivalent to the fixed
terminals of a mechanical potentiometer (R
inputs).
At both ends of each array and between each resistor
segment is a CMOS switch connected to the wiper
(R
may be turned on at a time.
YSTEM
H
W
O
W
, R
C
) output. Within the individual array only one switch
ONNECT
L
CC
H
S
UPPLY
and R
pin is the system supply voltage. The V
(NC)
V
L
OLTAGE
pins are equivalent to the terminal
Characteristics subject to change without notice.
(V
CC
)
AND
S
UPPLY
G
ROUND
H
and R
(V
SS
4 of 21
SS
pin
)
L

Related parts for X9111