MC68HC11KA Motorola, MC68HC11KA Datasheet - Page 26

no-image

MC68HC11KA

Manufacturer Part Number
MC68HC11KA
Description
8-Bit Microcontroller
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC11KA1CFN3
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC11KA1CFN3
Manufacturer:
LUC
Quantity:
5 510
Part Number:
MC68HC11KA1CFN4
Manufacturer:
MOT
Quantity:
5 510
Part Number:
MC68HC11KA1CFN4
Manufacturer:
INTEL
Quantity:
5 510
5 Resets and Interrupts
26
MOTOROLA
The MC68HC11KA4/KA2 has three reset vectors and 18 interrupt vectors. The reset vectors are as fol-
lows:
The 18 interrupt vectors service 22 interrupt sources (three non-maskable, 19 maskable). The three
nonmaskable interrupt vectors are as follows:
On-chip peripheral systems generate maskable interrupts, which are recognized only if the global inter-
rupt mask bit (I) in the condition code register (CCR) is clear. Maskable interrupts are prioritized accord-
ing to a default arrangement; however, any one source can be elevated to the highest maskable priority
position by a software-accessible control register (HPRIO). The HPRIO register can be written at any
time, provided bit I in the CCR is set.
Nineteen interrupt sources in the MC68HC11KA4/KA2 are subject to masking by the global interrupt
mask bit (bit I in the CCR). In addition to the global bit I, all of these sources, except the external interrupt
(IRQ) pin, are controlled by local enable bits in control registers. Most interrupt sources in the M68HC11
have separate interrupt vectors; therefore, there is usually no need for software to poll control registers
to determine the cause of an interrupt.
For some interrupt sources, such as the SCI interrupts, the flags are automatically cleared during the
normal course of responding to the interrupt requests. For example, the RDRF flag in the SCI system
is cleared by the automatic clearing mechanism consisting of a read of the SCI status register while
RDRF is set, followed by a read of the SCI data register. The normal response to an RDRF interrupt
request would be to read the SCI status register to check for receive errors, then to read the received
data from the SCI data register. These two steps satisfy the automatic clearing mechanism without re-
quiring any special instructions.
Refer to the following table for a list of interrupt and reset vector assignments
• RESET, or Power-On Reset
• Clock Monitor Fail
• COP Failure
• XIRQ Pin (X-Bit Interrupt)
• Illegal Opcode Trap
• Software Interrupt
MC68HC11KA4TS/D
MC68HC11KA4

Related parts for MC68HC11KA