SI533AA00100DG SILABS [Silicon Laboratories], SI533AA00100DG Datasheet

SI533AA00100DG

Manufacturer Part Number

SI533AA00100DG

Description

DUAL FREQUENCY CRYSTAL OSCILLATOR (XO) (10 MHZ TO 1.4 GHZ)

Manufacturer

SILABS [Silicon Laboratories]

Datasheet

1.SI533AA00100DG.pdf (12 pages)

Current page: 1 of 12
Download datasheet (226Kb)

(10 M H

Features

Applications

Description

The Si533 dual frequency XO utilizes Silicon Laboratories’ advanced

DSPLL

is available with any-rate output frequency from 10 to 945 MHz and select

frequencies to 1400 MHz. Unlike a traditional XO, where a different crystal is

required for each output frequency, the Si533 uses one fixed crystal to

provide a wide range of output frequencies. This IC based approach allows

the crystal resonator to provide exceptional frequency stability and reliability.

In addition, DSPLL clock synthesis provides superior supply noise rejection,

simplifying the task of generating low jitter clocks in noisy environments

typically found in communication systems. The Si533 IC based XO is factory

configurable for a wide variety of user specifications including frequency,

supply

configurations are factory programmed at time of shipment, thereby

eliminating long lead times associated with custom oscillators.

Functional Block Diagram

Rev. 1.1 6/07

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

2 selectable output frequencies

3rd generation DSPLL

jitter performance

3x better frequency stability than

SAW-based oscillators

Pin 1 output enable (OE)

SONET/SDH

Networking

SD/HD video

U A L

voltage,

circuitry to provide a low jitter clock at high frequencies. The Si533

R E Q U E N C Y

Z T O

Frequency

Fixed

output

1.4 G H

with superior

format,

10–1400 MHz

Synthesis

Any-rate

DSPLL®

Clock

and

temperature

R Y S TA L

Clock and data recovery

FPGA/ASIC clock generation

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

)

CLK–

GND

CLK+

stability.

S C I L L A T O R

Specific

GND

Ordering Information:

Pin Assignments:

(XO )

LVDS/LVPECL/CML

See page 7.

See page 6.

Si5602

(Top View)

CMOS

Si533

E V I S I O N

CLK–

CLK+

Si533

Related parts for SI533AA00100DG

SI533AA00100DG Summary of contents

Page 1

( 1 Features Available with any-rate output frequencies from 10 MHz to 945 MHz and select frequencies to 1.4 GHz ...

Si 533 1. Electrical Specifications Table 1. Recommended Operating Conditions Parameter 1 Supply Voltage Supply Current Output Enable (OE) 2 and Frequency Select (FS) Operating Temperature Range Notes: 1. Selectable parameter specified by part number. See Section 3. "Ordering Information" ...

Page 3

Table 2. CLK± Output Frequency Characteristics (Continued) Parameter Symbol Total Stability 4 Powerup Time t OSC Settling Time After FS Change t FRQ Notes: 1. See Section 3. "Ordering Information" on page 7 for further details. 2. Specified at time ...

Page 4

Si 533 Table 4. CLK± Output Phase Jitter Parameter Symbol Phase Jitter (RMS)* for F > 500 MHz OUT Phase Jitter (RMS)* for F of 125 to 500 MHz OUT *Note: Differential Modes: LVPECL/LVDS/CML. Refer to AN256 for further information. ...

Page 5

Table 7. Absolute Maximum Ratings Parameter Maximum Operating Temperature Supply Voltage Input Voltage (any input pin) Storage Temperature ESD Sensitivity (HBM, per JESD22-A114) Soldering Temperature (Pb-free profile) Soldering Temperature Time @ T PEAK Notes: 1. Stresses beyond those listed in ...

Page 6

Si 533 2. Pin Descriptions GND 3 LVDS/LVPECL/CML Pin # Symbol LVDS/LVPECL/CML Function 1 OE clock output disabled (outputs tristated clock output enabled 2 FS First frequency selected 1 = ...

Page 7

Ordering Information The Si533 XO supports a variety of options including frequency, temperature stability, output format, and V Specific device configurations are programmed into the Si533 at time of shipment. Configurations can be specified using the Part Number Configuration ...

Page 8

Si 533 4. Outline Diagram and Suggested Pad Layout Figure 2 illustrates the package details for the Si533. Table 9 lists the values for the dimensions shown in the illustration. Table 9. Package Diagram Dimensions (mm) Dimension ...

Page 9

Si533 Mark Specification Figure 3 illustrates the mark specification for the Si533. Table 10 lists the line information. Table 10. Si53x Top Mark Description Line Position 1 1–10 “SiLabs”+ Part Family Number, 5xx (First 3 characters in part number) ...

Page 10

Si 533 6. 6-Pin PCB Land Pattern Figure 4 illustrates the 6-pin PCB land pattern for the Si533. Table 11 lists the values for the dimensions shown in the illustration. Table 11. PCB Land Pattern Dimensions (mm) Dimension D2 e ...

Page 11

OCUMENT HANGE IST Revision 1.0 to Revision 1.1 Updated Table 1, “Recommended Operating Conditions,” on page 2. Device maintains stable operation over –40 to +85 ºC operating temperature range. Supply current specifications updated for revision D. Updated ...

Page 12

Si 533 C I ONTACT NFORMATION Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500 Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032 Email: VCXOinfo@silabs.com Internet: www.silabs.com The information in this document is believed to be accurate ...

Related keywords

SI533AA00100DG datasheet
SI533AA00100DG data sheet
SI533AA00100DG pdf datasheet
SI533AA00100DG component
SI533AA00100DG part
SI533AA00100DG distributor
SI533AA00100DG RoHS
SI533AA00100DG datasheet download