AD7366_07 AD [Analog Devices], AD7366_07 Datasheet
AD7366_07
Related parts for AD7366_07
AD7366_07 Summary of contents
Page 1
FEATURES Dual 12-bit/14-bit, 2-channel ADC True bipolar analog inputs Programmable input ranges: ±10 V, ± ±12 V with 3 V external reference Throughput rate: 1 MSPS Simultaneous conversion with read in less than 1μs ...
Page 2
AD7366/AD7367 TABLE OF CONTENTS Features .............................................................................................. 1 Functional Block Diagram .............................................................. 1 General Description ......................................................................... 1 Product Highlights ........................................................................... 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 Timing Specifications .................................................................. 7 Absolute Maximum Ratings............................................................ 8 ESD Caution.................................................................................. 8 Pin Configuration and ...
Page 3
SPECIFICATIONS T = −40°C to +85° 1.12 MSPS MHz, V SAMPLE SCLK REF Table 2. AD7366 Parameter DYNAMIC PERFORMANCE 1 Signal-to-Noise Ratio ...
Page 4
AD7366/AD7367 Parameter REFERENCE INPUT/OUTPUT 3 Reference Output Voltage Long-Term Stability 1 Output Voltage Hysteresis Reference Input Voltage Range DC Leakage Current Input Capacitance Output Impedance CAP CAP Reference Temperature Coefficient V Noise REF LOGIC INPUTS Input ...
Page 5
T = −40°C to +85° MSPS MHz 2.5 V internal/external, T SAMPLE SCLK REF Table 3. AD7367 Parameter DYNAMIC ...
Page 6
AD7366/AD7367 Parameter REFERENCE INPUT/OUTPUT 3 Reference Output Voltage Long-Term Stability 1 Output Voltage Hysteresis Reference Input Voltage Range DC Leakage Current Input Capacitance Output Impedance CAP CAP Reference Temperature Coefficient V Noise REF LOGIC INPUTS Input ...
Page 7
TIMING SPECIFICATIONS otherwise noted. Table 4. Limit at T MIN Parameter 2.7 V ≤ V < 4.75 V 4.75 ...
Page 8
AD7366/AD7367 ABSOLUTE MAXIMUM RATINGS Table 5. Parameter V to AGND, DGND AGND, DGND DGND DRIVE AGND, DGND DGND CC ...
Page 9
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS Table 6. Pin Function Descriptions Pin No. Mnemonic Description Serial Data Outputs. The data output is supplied to each pin as a serial data stream. The bits are clocked ...
Page 10
AD7366/AD7367 Pin No. Mnemonic Description 18 REFSEL Internal/External Reference Selection, Logic Input. If this pin is tied to logic high, the on-chip 2.5 V reference is used as the reference source for both ADC A and ADC B. In addition, ...
Page 11
TYPICAL PERFORMANCE CHARACTERISTICS T = 25°C, unless otherwise noted. A 1.0 0.8 0.6 0.4 0.2 0 –0.2 –0.4 –0.6 –0.8 INTERNAL REFERENCE –1.0 0 2000 4000 6000 8000 10000 CODE Figure 3. AD7367 Typical DNL 2.0 1.5 1.0 0.5 0 ...
Page 12
AD7366/AD7367 –70 –75 –80 ±5V RANGE –85 –90 –95 –100 –105 INTERNAL REFERENCE –110 0 100 200 300 FREQUENCY OF INPUT NOISE (kHz) Figure 9. Channel-to-Channel Isolation 110000 106091 CODES 31 CODES 100000 90000 80000 70000 60000 50000 40000 30000 ...
Page 13
15V –15V 2.5005 3V, DRIVE 2.5000 CURRENT LOAD ...
Page 14
AD7366/AD7367 TERMINOLOGY Differential Nonlinearity (DNL) DNL is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC. Integral Nonlinearity (INL) INL is the maximum deviation from a straight line passing through ...
Page 15
Power Supply Rejection Ration (PSRR) Variations in power supply affect the full-scale transition but not the converter’s linearity. PSRR is the maximum change in the full-scale transition point due to a change in power supply voltage from the nominal value ...
Page 16
AD7366/AD7367 THEORY OF OPERATION CIRCUIT INFORMATION The AD7366/AD7367 are fast, dual, 2-channel, 12-/14-bit, bipolar input, simultaneous sampling, serial ADCs. The AD7366/AD7367 can accept bipolar input ranges of ±10 V and ± can also accept ...
Page 17
Figure 18. Equivalent Analog Input Structure The AD7366/AD7367 can handle true bipolar input voltages. The analog input can be set to one of three ranges: ±10 V, ± ...
Page 18
AD7366/AD7367 Unlike other bipolar ADCs, the AD7366/AD7367 do not have a resistive analog input structure. On the AD73667/AD7366, the bipolar analog signal is sampled directly onto the sampling capacitor. This gives the AD7366/AD7367 high analog input impedance. The analog input ...
Page 19
DRIVER AMPLIFIER CHOICE The AD7366/AD7367 have a total of four analog inputs, which operate in single-ended mode. Both ADC’s analog inputs can be programmed to one of the three analog input ranges. In applications where the signal source is high ...
Page 20
AD7366/AD7367 MODES OF OPERATION The mode of operation of the AD7366/AD7367 is selected by the (logic) state of the CNVST signal at the end of a conversion. There are two possible modes of operation: normal mode and shutdown mode. These ...
Page 21
SHUTDOWN MODE Shutdown mode is intended for use in applications where slow throughput rates are required. Shutdown mode is suited to applications where a series of conversions performed at a relatively high throughput rate are followed by a long period ...
Page 22
AD7366/AD7367 SERIAL INTERFACE Figure 25 and Figure 26 show the detailed timing diagram for serial interfacing to the AD7366 and the AD7367. On the falling edge of CNVST the AD7366/AD7367 simultaneously converts the selected channels. These conversions are performed using ...
Page 23
CS SCLK DB10 DB9 OUT A A THREE- DB11 STATE A Figure 27. Reading Data from Both ADCs on One D CS SCLK DB12 DB11 D ...
Page 24
AD7366/AD7367 MICROPROCESSOR INTERFACING The serial interface on the AD7366/AD7367 allows the parts to be directly connected to a range of different microprocessors. This section explains how to interface the AD7366/AD7367 with some more common microcontrollers and DSP serial interface protocols. ...
Page 25
Table 13. The SPORT0 Receive Configuration 1 Register (SPORT0_RCR1) Setting Description RCKFE = 1 Sample data with falling edge of RSCLK LRFS = 1 Active low frame signal RFSR = 1 Frame every word IRFS = 1 Internal RFS used ...
Page 26
AD7366/AD7367 In the example shown in Figure 32, the serial clock is taken from the ESSI0 so the SCK0 pin must be set as an output (SCKD = 1) while the SCK1 pin is set as an input (SCKD = ...
Page 27
APPLICATION HINTS LAYOUT AND GROUNDING The printed circuit board that houses the AD7366/AD7367 should be designed so that the analog and digital sections are confined to their own separate areas of the board. This design facilitates the use of ground ...
Page 28
AD7366/AD7367 OUTLINE DIMENSIONS PIN 1 0.15 0.05 0.10 COPLANARITY ORDERING GUIDE Model Temperature Range 1 AD7366BRUZ −40°C to +85°C AD7366BRUZ-RL7 1 −40°C to +85°C 1 AD7366BRUZ-500RL7 −40°C to +85°C 1 AD7367BRUZ −40°C to +85°C 1 AD7367BRUZ-500RL7 −40°C to +85°C AD7367BRUZ-RL7 ...