UDA1328 PHILIPS [NXP Semiconductors], UDA1328 Datasheet - Page 15

no-image

UDA1328

Manufacturer Part Number
UDA1328
Description
Multi-channel filter DAC
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UDA1328T
Manufacturer:
D
Quantity:
21
Part Number:
UDA1328T/N1
Manufacturer:
PHILIPS
Quantity:
17 430
Part Number:
UDA1328T/N1
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
9.3.1
A 1-bit value to set the selection mode (either individually
or per-channel) for the volume, mute, polarity control and
silence detect is given in Table 12. The 3-bit value is given
in Table 13.
Table 12 1-bit selection
Note
1. For setting the de-emphasis mode, the ACH bit must
Table 13 3-bit selection
9.3.2
A 6-bit value to program the channel volume attenuation
(VC5 to VC0). The range is 0 dB to
(see Table 14).
Table 14 Volume settings
2000 Jan 04
CH2 CH1 CH0
VC5
Multi-channel filter DAC
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
1
:
ACH
be set to logic 1 before setting the de-emphasis.
0
1
VC4
(1)
C
V
0
0
1
1
0
0
1
1
0
0
0
0
1
1
1
1
1
:
OLUME CONTROL
HANNEL SELECTION MODE
individual channel select; use CH(2 : 0)
all channels selected
VC3
0
1
0
1
0
1
0
1
0
0
0
0
1
1
1
1
1
:
channel 1 selected
channel 2 selected
channel 3 selected
channel 4 selected
channel 5 selected
channel 6 selected
not used
not used
VC2
0
0
0
0
0
1
1
1
1
:
VC1
FUNCTION
0
0
1
1
1
0
0
1
1
:
FUNCTION
VC0 VOLUME (dB)
0
1
0
1
1
0
1
0
1
:
dB in steps of 1 dB
0
0
58
59
60
:
1
2
15
9.3.3
A 2-bit value to program the channel volume attenuation
with a 0.25 dB step (VQ1 and VQ0). To validate the sub
volume settings in these registers, the volume control
registers of corresponding channels must be updated one
after the other.
Table 15 Sub volume settings
9.3.4
A 1-bit value to enable the digital mute (the type of mute is
set via the QM bit in the status register).
Table 16 Mute
9.3.5
A 1-bit value to set the digital silence mode. This bit is set
together with the channel address CH2 to CH0 and the
ACH bit.
When the ACH bit is set to logic 0, each channel can be
selected for digital silence detection. When the ACH bit is
set to logic 1 all channels are selected.
Table 17 Digital silence mode
VQ1
S
0
0
1
1
M
D
UB VOLUME CONTROL
IGITAL SILENCE MODE
UTE
DSM
MT
0
1
0
1
VQ0
0
1
0
1
Preliminary specification
no participation
FUNCTION
FUNCTION
participates
no muting
UDA1328T
muting
VOLUME (dB)
0.00
0.25
0.50
0.75

Related parts for UDA1328