SAA7109 PHILIPS [NXP Semiconductors], SAA7109 Datasheet - Page 98

no-image

SAA7109

Manufacturer Part Number
SAA7109
Description
PC-CODEC
Manufacturer
PHILIPS [NXP Semiconductors]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAA7109AE
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Company:
Part Number:
SAA7109AE
Quantity:
257
Part Number:
SAA7109AE/V1,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SAA7109AE/V1,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SAA7109AE/V1/G,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SAA7109AE/V1/G,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SAA7109E/V1
Manufacturer:
PHI
Quantity:
1 000
Part Number:
SAA7109H
Manufacturer:
AMI
Quantity:
51
Philips Semiconductors
The following deviations from “ITU 656 recommendation”
are implemented at the SAA7108E; SAA7109E image port
interface:
Table 62 Signals dedicated to the image port
2004 Mar 16
SYMBOL
IPD7 to
IPD0
ICLK
IDQ
IGPH
IGPV
IGP1
IGP0
ITRDY
ITRI
SAV and EAV codes are only present in those lines,
where data is to be transferred, i.e. active video lines, or
VBI raw samples, no codes for empty lines
There may be more or less than 720 pixels between
SAV and EAV
The data content and number of clock cycles during
horizontal and vertical blanking is undefined, and may
be not constant
The data stream may be interleaved with not-valid data
codes, 00H, but SAV and EAV 4-byte codes are not
interleaved with not-valid data codes
There may be an irregular pattern of not-valid data, or
IDQ, and as a result, ‘C
phase to a regular clock divider
PC-CODEC
C13 and B13
E14, D14,
C14, B14,
E13, D13,
G12
G13
G14
H12
H14
PIN
F13
F14
J14
B
- Y - C
I/O
I/O
I/O
O
O
O
O
O
I
I
R
can be input or output, as output decoder
LLC or XCLK from X port
data valid flag at image port, qualifier, with
programmable polarity;
secondary function: gated clock
the horizontal gate signal of the scaler, with
programmable polarity;
alternative function: HRESET pulse
vertical reference output signal, copy of the
vertical gate signal of the scaler, with
programmable polarity;
alternative function: VRESET pulse
general purpose output signal for I port
I port data
continuous reference clock at image port,
horizontal reference output signal, copy of
general purpose output signal for I port
target ready input signals
port control, switches I port into 3-state
- Y -’ is not in a fixed
DESCRIPTION
98
There are no empty cycles in the ancillary code or its data
field. The data codes 00H and FFH are suppressed
(changed to 01H or FEH respectively) in the active video
stream, as well as in the VBI raw sample stream (VBI
pass-through). As an option the number range can be
limited further.
VBI raw sample streams are enveloped with SAV and
EAV, like normal video
Decoded VBI data is transported as Ancillary (ANC)
data, two modes:
– direct decoded VBI data bytes (8-bit) are directly
– recoded VBI data bytes (8-bit) directly placed in ANC
placed in the ANC data field, 00H and FFH codes
may appear in the data block (violation to
ITU-R BT.656)
data field, 00H and FFH codes will be recoded to
even parity codes 03H and FCH to suppress invalid
ITU-R BT.656 codes.
ICODE[93H[7]], ISWP[1:0] 85H[7:6]
and IPE[1:0] 87H[1:0]
ICKS[1:0] 80H[1:0] and IPE[1:0]
87H[1:0]
ICKS2[80H[2]], IDQP[85H[0]] and
IPE[1:0] 87H[1:0]
IDH[1:0] 84H[1:0], IRHP[85H[1]] and
IPE[1:0] 87H[1:0]
IDV[1:0] 84H[3:2], IRVP[85H[2]] and
IPE[1:0] 87H[1:0]
IDG12[86H[4]], IDG1[1:0] 84H[5:4],
IG1P[85H[3]] and IPE[1:0] 87H[1:0]
IDG02[86H[5]], IDG0[1:0] 84H[7:6],
IG0P[85H[4]] and IPE[1:0] 87H[1:0]
IPE[1:0] 87H[1:0]
SAA7108E; SAA7109E
BIT
Product specification

Related parts for SAA7109