SAA7127 PHILIPS [NXP Semiconductors], SAA7127 Datasheet
SAA7127
Available stocks
Related parts for SAA7127
SAA7127 Summary of contents
Page 1
... DATA SHEET SAA7126H; SAA7127H Digital video encoder Product specification File under Integrated Circuits, IC22 INTEGRATED CIRCUITS 1999 May 31 ...
Page 2
... Down mode (low output voltage) or power-save mode of DACs QFP44 package. GENERAL DESCRIPTION The SAA7126H; SAA7127H encodes digital Cb-Y-Cr video data to an NTSC or PAL CVBS or S-video signal. Simultaneously, RGB or bypassed but interpolated Cb-Y-Cr signals are available via three additional Digital-to-Analog Converters (DACs). The circuit at a ...
Page 3
... SAA7126H SAA7127H Y Y ENCODER CbCr C-bus control Y CbCr RTCI DDD1 V DDD3 V DDD2 Fig.1 Block diagram. 3 Product specification SAA7126H; SAA7127H MIN. TYP. 3.15 3.3 3.45 3.0 3.3 3.6 77 100 37 46 TTL compatible 1.30 1.45 1.55 75 300 DDA2 V DDA4 TTXRQ LLC1 V DDA1 V DDA3 ...
Page 4
... DDA4 1999 May 31 DESCRIPTION 2 C-bus register SRES = 0): if the LLC1 clock is provided C-bus voltage; connect C-bus address; LOW selects slave address 88H, HIGH selects slave address 8CH 4 Product specification SAA7126H; SAA7127H 2 C-bus register SRES = 1): a HIGH 2 C-bus supply ...
Page 5
... V SSD1 V DDD1 RCV1 RCV2 MP7 MP6 MP5 1999 May 31 DESCRIPTION SAA7126H 6 SAA7127H Fig.2 Pin configuration. 5 Product specification SAA7126H; SAA7127H 2 C-bus receiver waits V SSA3 33 V SSA2 32 V DDA3 31 30 CVBS 29 BLUE V DDA2 28 27 n.c. 26 GREEN V DDA1 25 24 n.c. 23 RED ...
Page 6
... CVBS output also possible to connect a Philips digital video decoder (SAA7111, SAA7711A, SAA7112 or SAA7151B) to the SAA7126H; SAA7127H. Information concerning the actual subcarrier, PAL-ID and (with SAA7111 and newer types) definite subcarrier phase can be inserted via the RTCI pin, connected to the RTCO pin of a decoder. ...
Page 7
... DC) for either purpose. Alternatively, the buffers can be switched into 3-state output condition; this allows for ‘wired AND’ing with other 3-state outputs and can also be used as a power-save mode. 7 Product specification SAA7126H; SAA7127H (SAA7126H ) ONLY 15 with respect to Y and C DACs to make ...
Page 8
... It is also possible to set the signal path to blank via this input. From the CCIR 656 data stream, the SAA7126H; SAA7127H decodes only the start of the first line in the odd field. All other information is ignored and may miss. If this kind of slave mode is active, the RCV pins may be switched to output mode ...
Page 9
... Philips Semiconductors Digital video encoder Input levels and formats The SAA7126H; SAA7127H expects digital Y, Cb, Cr data with levels (digital codes) in accordance with “CCIR 601” . For C and CVBS outputs, deviating amplitudes of the colour difference signals can be compensated by independent gain control setting, while gain for luminance is set to predefined values, distinguishable for 7 ...
Page 10
Acrobat reader. white to force landscape pages to be ... Bit allocation map Table 3 Slave receiver (slave address 88H) SUB ADDR REGISTER FUNCTION ...
Page 11
Acrobat reader. white to force landscape pages to be ... SUB ADDR REGISTER FUNCTION (HEX) RTC enable, burst amplitude 62H Subcarrier 0 63H Subcarrier ...
Page 12
... FISE bit in RTCI input 1999 May 31 SUBADDRESS ACK DATA 0 DESCRIPTION DESCRIPTION DESCRIPTION 12 Product specification SAA7126H; SAA7127H ACK -------- DATA n REMARKS PAL (21H); default after reset NTSC (19H) bit RTCE must be set to logic 1 (see Fig.13) bit RTCE must be set to logic 1 (see Fig.13) ACK ...
Page 13
... GREEN output signal is switched to G DAC; default after reset 1 luminance (VBS) output signal is switched to G DAC 1999 May 31 DESCRIPTION PAL (1DH); default after reset NTSC (1DH) a HIGH impulse resets synchronization of the encoder (first field, first line) DESCRIPTION DESCRIPTION 13 Product specification SAA7126H; SAA7127H REMARKS ...
Page 14
... If SYMP = 1, horizontal and vertical trigger is decoded out of “CCIR 656” compatible data at MP1 port. VPSEN 0 video programming system data insertion is disabled; default after reset 1 video programming system data insertion in line 16 is enabled 1999 May 31 SAA7126H; SAA7127H DESCRIPTION DESCRIPTION DESCRIPTION 14 Product specification ...
Page 15
... GAINV = 0 GAINV = 165 (A5H) white-to-black = 100 IRE GAINV = 0 GAINV = 175 (AFH) 15 Product specification SAA7126H; SAA7127H REMARKS LSBs of the respective bytes are encoded immediately after run-in and framing code in line 16; all other bytes are not relevant for VPS RESULT PAL-B/G and data from input ports ...
Page 16
... BLNNL = 63 (3FH); note 2 logic 0 logic 1 2/6.29 + 25.4. 2/6.18 + 25.9; default after reset: 35H. DESCRIPTION 16 Product specification SAA7126H; SAA7127H REMARKS recommended value: BLCKL = 58 (3AH) output black level = 29 IRE output black level = 49 IRE recommended value: BLCKL = 51 (33H) output black level = 27 IRE output black level = 47 IRE disable odd/even field control bit from RTCI enable odd/even fi ...
Page 17
... RTCE 0 no real-time control of generated subcarrier frequency; default after reset 1 real-time control of generated subcarrier frequency through SAA7151B or SAA7111; for timing see Fig.13 1999 May 31 SAA7126H; SAA7127H DESCRIPTION DESCRIPTION black 100 IRE; default after reset black 92.5 IRE including 7.5 IRE set-up of black DESCRIPTION 17 ...
Page 18
... FSC = 569408543 (21F07C1FH). = 1728 FSC = 705268427 (2A098ACBH). llc DESCRIPTION 18 Product specification SAA7126H; SAA7127H REMARKS recommended value: BSTA = 63 (3FH) nominal recommended value: BSTA = 45 (2DH) nominal recommended value: BSTA = 67 (43H) nominal recommended value: BSTA = 47 (2FH); default after ...
Page 19
... RCV used for triggering at HTRIG = 39H 1999 May 31 DESCRIPTION AS INPUT VS VS vertical sync each field; default after reset FS FS frame sync (odd/even) FSEQ field sequence, vertical sync every fourth field (PAL = 0) or eighth field (PAL = 1) not applicable DESCRIPTION 19 Product specification SAA7126H; SAA7127H FUNCTION ...
Page 20
... Hz, 262 lines/field non-interlaced 313 lines/field at 50 Hz, 263 lines/field non-interlaced 313 lines/field at 50 Hz, 263 lines/field 1999 May 31 SAA7126H; SAA7127H DESCRIPTION DESCRIPTION DESCRIPTION DESCRIPTION DESCRIPTION 20 Product specification ...
Page 21
... TTXRQ output and valid data at pin TTX 1999 May 31 DESCRIPTION DESCRIPTION DESCRIPTION DESCRIPTION DESCRIPTION 21 Product specification SAA7126H; SAA7127H REMARKS PAL: TTXHS = 42H NTSC: TTXHS = 54H REMARKS TTXHL = 0: TTXRQ = 1398LLC; TTXHL = 15: TTXRQ = 1413LLC minimum value: TTXHD = 2 ...
Page 22
... LAL = 0 coincides with the first field synchronization pulse 1999 May 31 DESCRIPTION DESCRIPTION DESCRIPTION DESCRIPTION DESCRIPTION 22 Product specification SAA7126H; SAA7127H REMARKS PAL: TTXOVS = 05H; NTSC: TTXOVS = 06H PAL: TTXOVE = 16H; NTSC: TTXOVE = 10H REMARKS PAL: TTXEVS = 04H; NTSC: TTXEVS = 05H PAL: TTXEVS = 16H; ...
Page 23
... NTSC = 4 fields, PAL = 8 fields) 0 not first field of a sequence O_E 1 during even field 0 during odd field 1999 May 31 DESCRIPTION VER2 VER1 VER0 CCRDO CCRDE DESCRIPTION 23 Product specification SAA7126H; SAA7127H DATA BYTE FSEQ D0 O_E ...
Page 24
... SCBW = 1. (2) SCBW = 0. handbook, halfpage (1) SCBW = 1. (2) SCBW = 0. 1999 May 31 ( Fig.3 Chrominance transfer characteristic (dB) 0 (1) ( 0.4 0.8 1.2 Fig.4 Chrominance transfer characteristic 2. 24 Product specification SAA7126H; SAA7127H (MHz) MBE735 1.6 f (MHz) MBE737 14 ...
Page 25
... CCRS1 = 1; CCRS0 = 1. (4) CCRS1 = 0; CCRS0 = 0. handbook, halfpage (1) CCRS1 = 0; CCRS0 = 0. 1999 May 31 (4) (2) (3) ( Fig.5 Luminance transfer characteristic (dB) ( Fig.6 Luminance transfer characteristic 2. 25 Product specification SAA7126H; SAA7127H (MHz) MBE736 6 f (MHz) MGD672 14 ...
Page 26
... G v (dB 1999 May Fig.7 Luminance transfer characteristic in RGB Fig.8 Colour difference transfer characteristic in RGB. 26 Product specification SAA7126H; SAA7127H MGB708 14 f (MHz) MGB706 14 f (MHz) ...
Page 27
... RCV2 input MP input HTRIG = 0 PRCV2 = 0. TRCV2 = 1. ORCV2 = 0. handbook, full pagewidth CVBS output RCV2 output RCV2S = 0. PRCV2 = 0. ORCV2 = 1. 1999 May 31 55LLC 51LLC Fig.9 Sync and video input timing. 49LLC Fig.10 Sync and video output timing. 27 Product specification SAA7126H; SAA7127H MHB500 MHB501 ...
Page 28
... Input timing; pins LLC1, RCV1, RCV2, MP7 to MP0, RTCI, SA and TTX t input data set-up time SU;DAT t input data hold time HD;DAT Crystal oscillator f nominal frequency (usually 27 MHz) n f/f permissible deviation of nominal frequency n 1999 May 31 SAA7126H; SAA7127H CONDITIONS MIN. 3.15 3.0 note 3.3 V; note 1 DDD 0.5 2.0 clocks data I/Os at high-impedance I ...
Page 29
... For full digital range, without load, V voltage (digital zero at DAC) is 0.2 V. 1999 May 31 CONDITIONS note MHz = 3.3 V. The typical voltage swing is 1.45 V, the typical minimum output DDA 29 Product specification SAA7126H; SAA7127H MIN. MAX. UNIT 1.5 20% 1 ...
Page 30
... May 31 T LLC1 t HIGH LLC1 t HIGH t HD; DAT t f not valid valid not valid valid Fig.11 Clock data timing. Cb(0) Y(0) Fig.12 Functional timing. 30 Product specification SAA7126H; SAA7127H valid valid MHB502 Cr(0) Y(1) 2.6 V 1.5 V 0.6 V 2.4 V 1.5 V 0.8 V 2.0 V 0.8 V 2.4 V 0.6 V Cb(2) MGB699 ...
Page 31
... If the reset bit is enabled (RTCE = 1; DECPH = 1; PHRES = 00), the phase of the subcarrier is reset in each line whenever the reset bit of RTCI input is set to logic the FISE bit is enabled (RTCE = 1; DECFIS = 1), the SAA7126H; SAA7127H takes this bit instead of the FISE bit in subaddress 61H. ...
Page 32
... TTXOVE) plus all suitable lines of the even field (TTXEVS and TTXEVE) can be used for teletext insertion Fig.14 Teletext timing. 32 Product specification SAA7126H; SAA7127H is the internally used insertion window for i(TTXW) t i(TTXW MHB504 ...
Page 33
... MHz X1 3rd harmonic V DDD1 to V DDD3 XTALI XTAL 17, 39 use one capacitor for each V DDD digital SAA7126H inputs and outputs SAA7127H (1) Typical value. 100 (2) For colour bar. 100 3.3 V analog 0.1 F DGND AGND use one capacitor 0.1 F for each V DDA AGND V DDA4 V DDA1 to V DDA3 ...
Page 34
... Values for the external series resistors result Table 48 Digital output signals conversion range CVBS, SYNC TIP-TO-PEAK CARRIER (digits) 1016 1999 May 31 load. CONVERSION RANGE (peak-to-peak) Y (VBS) SYNC TIP-TO-WHITE (digits) 881 34 Product specification SAA7126H; SAA7127H RGB (Y) BLACK-TO-WHITE AT GDY = GDC = 6 (digits) 712 ...
Page 35
... 2.5 scale (1) ( 0.40 0.25 10.1 10.1 12.9 0.8 0.20 0.14 9.9 9.9 12.3 REFERENCES JEDEC EIAJ 35 SAA7126H; SAA7127H detail 12.9 0.95 1.3 0.15 0.15 0.1 12.3 0.55 EUROPEAN PROJECTION Product specification SOT307 (1) ( ...
Page 36
... To overcome these problems the double-wave soldering method was specifically developed. 1999 May 31 SAA7126H; SAA7127H If wave soldering is used the following conditions must be observed for optimal results: Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave ...
Page 37
... Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm. 1999 May 31 SOLDERING METHOD WAVE not suitable (2) suitable (3)(4) not recommended (5) not recommended 37 Product specification SAA7126H; SAA7127H (1) REFLOW suitable suitable suitable suitable suitable ...
Page 38
... Philips. This specification can be ordered using the code 9398 393 40011. 1999 May components conveys a license under the Philips’ system provided the system conforms to the I 38 Product specification SAA7126H; SAA7127H 2 C patent to use the 2 C specification defined by ...
Page 39
... Philips Semiconductors Digital video encoder 1999 May 31 SAA7126H; SAA7127H NOTES 39 Product specification ...
Page 40
Philips Semiconductors – a worldwide company Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr. 6, A-1101 WIEN, P.O. Box 213, Tel. + ...