74ALVCF322835_04 FAIRCHILD [Fairchild Semiconductor], 74ALVCF322835_04 Datasheet
74ALVCF322835_04
Related parts for 74ALVCF322835_04
74ALVCF322835_04 Summary of contents
Page 1
Low Voltage 36-Bit Universal Bus Driver with 3.6V Tolerant Outputs and 26 Series Resistors in Outputs General Description The 74ALVCF322835 low voltage 36-bit universal bus driver combines D-type latches and D-type flip-flops to allow data flow in transparent, latched ...
Page 2
Connection Diagram (Top Thru View) Pin Descriptions Pin Names Description OE Output Enable Input (Active LOW Latch Enable Input n CLK Clock Input Data Inputs Data Inputs 1 18 ...
Page 3
Absolute Maximum Ratings Supply Voltage ( Input Voltage ( Output Voltage (V ) (Note 6) 0. Input Diode Current ( Output Diode Current (I ) ...
Page 4
AC Electrical Characteristics Symbol Parameter f Maximum Clock Frequency MAX Propagation Delay PHL PLH Bus-to-Bus Propagation Delay PHL PLH Clock to Bus Propagation Delay PHL PLH LE to Bus t , ...
Page 5
Characteristics OUT OUT FIGURE 1. Characteristics for Output - Pull Up Drive FIGURE 2. Characteristics for Output - Pull Down Driver I versus versus www.fairchildsemi.com ...
Page 6
AC Loading and Waveforms FIGURE 3. AC Test Circuit (Input Characteristics 1MHz; t Symbol 3.3V 0. FIGURE 4. Waveform ...
Page 7
Physical Dimensions inches (millimeters) unless otherwise noted 114-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...