W25Q40BVSNIG WINBOND [Winbond], W25Q40BVSNIG Datasheet - Page 2

no-image

W25Q40BVSNIG

Manufacturer Part Number
W25Q40BVSNIG
Description
4M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
Manufacturer
WINBOND [Winbond]
Datasheet
1.
2.
3.
4.
5.
6.
7.
8.
GENERAL DESCRIPTION ............................................................................................................... 5
FEATURES....................................................................................................................................... 5
PIN CONFIGURATION SOIC 150 / 208-MIL ................................................................................... 6
PAD CONFIGURATION WSON 6X5-MM ........................................................................................ 6
PIN DESCRIPTION SOIC 150/208-MIL, AND WSON 6X5-MM ...................................................... 6
5.1
5.2
5.3
5.4
5.5
5.6
BLOCK DIAGRAM............................................................................................................................ 8
FUNCTIONAL DESCRIPTION ......................................................................................................... 9
7.1
7.2
CONTROL AND STATUS REGISTERS ........................................................................................ 11
8.1
8.2
Package Types..................................................................................................................... 7
Chip Select (/CS).................................................................................................................. 7
Serial Data Input, Output and IOs (DI, DO and IO0, IO1, IO2, IO3) .................................... 7
Write Protect (/WP)............................................................................................................... 7
HOLD (/HOLD) ..................................................................................................................... 7
Serial Clock (CLK) ................................................................................................................ 7
SPI OPERATIONS ............................................................................................................... 9
7.1.1
7.1.2
7.1.3
7.1.4
WRITE PROTECTION ....................................................................................................... 10
7.2.1
STATUS REGISTER .......................................................................................................... 11
8.1.1
8.1.2
8.1.3
8.1.4
8.1.5
8.1.6
8.1.7
8.1.8
8.1.9
8.1.10
8.1.11
8.1.12
INSTRUCTIONS................................................................................................................. 16
8.2.1
8.2.2
Standard SPI Instructions.......................................................................................................9
Dual SPI Instructions ..............................................................................................................9
Quad SPI Instructions.............................................................................................................9
Hold Function .........................................................................................................................9
Write Protect Features..........................................................................................................10
BUSY....................................................................................................................................11
Write Enable Latch (WEL) ....................................................................................................11
Block Protect Bits (BP2, BP1, BP0)......................................................................................11
Top/Bottom Block Protect (TB).............................................................................................11
Sector/Block Protect (SEC) ..................................................................................................11
Complement Protect (CMP) .................................................................................................12
Status Register Protect (SRP1, SRP0).................................................................................12
Erase/Program Suspend Status (SUS) ................................................................................12
Security Register Lock Bits (LB3, LB2, LB1) ........................................................................12
Manufacturer and Device Identification ................................................................................16
Instruction Set Table 1 (Erase, Program Instructions) ..........................................................17
Quad Enable (QE) ..............................................................................................................13
Status Register Memory Protection (CMP = 0)...................................................................14
Status Register Memory Protection (CMP = 1)...................................................................15
Table of Contents
- 2 -
W25Q40BV

Related parts for W25Q40BVSNIG