ATMEGA8L ATMEL [ATMEL Corporation], ATMEGA8L Datasheet - Page 230

no-image

ATMEGA8L

Manufacturer Part Number
ATMEGA8L
Description
8-bit AVR with 8K Bytes In-System Programmable Flash
Manufacturer
ATMEL [ATMEL Corporation]
Datasheets

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATMEGA8L-6AU
Manufacturer:
ATMEL
Quantity:
675
Part Number:
ATMEGA8L-8AC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA8L-8AI
Manufacturer:
MICROCHIP
Quantity:
1 292
Part Number:
ATMEGA8L-8AI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA8L-8AI
Manufacturer:
ATMEL
Quantity:
8 000
Part Number:
ATMEGA8L-8AI
Manufacturer:
ALTERA
0
Part Number:
ATMEGA8L-8AJ
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATMEGA8L-8AU
Manufacturer:
ATMEL
Quantity:
4 590
Part Number:
ATMEGA8L-8AU
Manufacturer:
Atmel
Quantity:
7 500
Part Number:
ATMEGA8L-8AU
Manufacturer:
ATMEL
Quantity:
591
Part Number:
ATMEGA8L-8AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATMEGA8L-8AU
Quantity:
7
Company:
Part Number:
ATMEGA8L-8AU
Quantity:
7
Reading the Signature Bytes
Reading the Calibration Byte
Parallel Programming
Characteristics
230
ATmega8(L)
The algorithm for reading the Signature bytes is as follows (refer to “Programming the
Flash” on page 225 for details on Command and Address loading):
1. A: Load Command “0000 1000”.
2. B: Load Address Low byte (0x00 - 0x02).
3. Set OE to “0”, and BS1 to “0”. The selected Signature byte can now be read at
4. Set OE to “1”.
The algorithm for reading the Calibration bytes is as follows (refer to “Programming the
Flash” on page 225 for details on Command and Address loading):
1. A: Load Command “0000 1000”.
2. B: Load Address Low byte, (0x00 - 0x03).
3. Set OE to “0”, and BS1 to “1”. The Calibration byte can now be read at DATA.
4. Set OE to “1”.
Figure 109. Parallel Programming Timing, Including some General Timing
Requirements
Figure 110. Parallel Programming Timing, Loading Sequenc e with Timing
Requirements
Note:
PAGEL
XTAL1
(DATA, XA0/1, BS1, BS2)
DATA
BS1
XA0
XA1
DATA.
1. The timing requirements shown in Figure 109 (i.e., t
Data & Contol
to loading operation.
RDY/BSY
(1)
ADDR0 (Low Byte)
LOAD ADDRESS
PAGEL
(LOW BYTE)
XTAL1
WR
t
t
BVPH
DVXH
LOAD DATA
(LOW BYTE)
DATA (Low Byte)
t
t
XHXL
PHPL
t
t
t
t
t
XLXH
XLDX
PLBX
XLWL
PLWL
t
BVWL
(HIGH BYTE)
LOAD DATA
DATA (High Byte)
t
WL WH
t
DVXH
XLPH
WLRL
LOAD DATA
, t
XHXL
t
PLXH
t
, and t
WLBX
LOAD ADDRESS
XLDX
(LOW BYTE)
2486M–AVR–12/03
ADDR1 (Low Byte)
) also apply
t
WLRH

Related parts for ATMEGA8L