AT17C010-10 ATMEL Corporation, AT17C010-10 Datasheet

no-image

AT17C010-10

Manufacturer Part Number
AT17C010-10
Description
FPGA Configuration E2PROM Memory
Manufacturer
ATMEL Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT17C010-10JC
Manufacturer:
AT
Quantity:
20 000
Features
Description
The AT17C512/010 and AT17LV512/010 (high-density AT17 Series) FPGA Configu-
ration EEPROMs (Configurators) provide an easy-to-use, cost-effective configuration
memory for Field Programmable Gate Arrays. The high-density AT17 Series is pack-
aged in the popular 20-pin PLCC. The high-density AT17 Series family uses a simple
serial-access procedure to configure one or more FPGA devices. The high-density
AT17 Series organization supplies enough memory to configure one or multiple
smaller FPGAs. The user can select the polarity of the reset function by programming
one EEPROM byte. The devices also support a write protection mode and a system
friendly READY pin, which signifies a “good” power level to the device and can be
used to ensure reliable system power-up.
The high-density AT17 Series can be programmed with industry-standard program-
mers, and the Atmel ATDH2200 Programming board.
R E S E T / O E
E
Configuration Programs For Field Programmable Gate Arrays (FPGA)
Simple Interface to SRAM FPGAs
Compatible With Atmel AT6000, AT40K FPGAs, Altera EPF8K, EPF10K,
EPF6K FPGAs, ORCA FPGAs, Xilinx XC3000, XC4000, XC5200 FPGAs, Motorola
MPA1000 FPGAs
Cascadable To Support Additional Configurations or Future Higher-density Arrays
Low-power CMOS EEPROM Process
Programmable Reset Polarity
Available In PLCC Package (Pin Compatable across Product Family)
In-System Programmable Via 2-Wire Bus
Emulation of 24CXX Serial EPROMs
Available in 3.3V
System Friendly READY Pin
2
Programmable 524,288 x 1 and 1,048,576 x 1 bit Serial Memories Designed To Store
W P 1
W P 2
C L K
C E
Pin Configurations
4
5
6
7
8
N
C
3
9
N
C
20-Pin PLCC
1 0
D
A
T
A
2
G
N
D
10% LV and 5V Versions
1 1
N
C
1
N
C
2 0
1 2
C
C
N
C
V
1 9
1 3
N
C
N
C
1 8
1 7
1 6
1 5
1 4
N C
S E R _ E N
N C
R E A DY
C E O
FPGA
Configuration
E
Memory
512K and 1M
AT17C512
AT17LV512
AT17C010
AT17LV010
2
PROM
Rev. 0944A-A–12/97
1

Related parts for AT17C010-10

AT17C010-10 Summary of contents

Page 1

... FPGA Configuration 2 E PROM Memory 512K and 1M AT17C512 AT17LV512 AT17C010 AT17LV010 Rev. 0944A-A–12/97 1 ...

Page 2

Controlling The High-Density AT17 Series Serial EEPROMs Most connections between the FPGA device and the Serial EEPROM are simple and self-explanatory: • The DATA output of the high-density AT17 Series drives DIN of the FPGA devices. • The master FPGA ...

Page 3

Pin Configurations 20 PLCC Name I/O 2 DATA I/O 4 CLK I 5 WP1 I 6 RESET/ WP2 GND 14 CEO READY O 17 SER_EN ...

Page 4

FPGA Master Serial Mode Summary The I/O and logic functions of the FPGA and their associ- ated interconnections are established by a configuration program. The program is loaded either automatically upon power up command, depending on the state ...

Page 5

DC Characteristics Commercial / 5V CC Symbol Description V High-level input voltage IH V Low-level input voltage IL V High-level output voltage ( Low-level output voltage ( High-level output voltage (I OH ...

Page 6

AC Characteristics AC Characteristics When Cascading AT17C/LV512/010 6 ...

Page 7

AC Characteristics for AT17C512/010 Commercial / Symbol Description ( Data Delay OE ( Data Delay CE (2) T CLK to Data Delay CAC (2) T Data ...

Page 8

AC Characteristics for AT17LV512/010 V = 3.3V 10% CC Symbol Description ( Data Delay OE ( Data Delay CE (2) T CLK to Data Delay CAC T Data Hold From CE, OE, or CLK ...

Page 9

... Ordering Information - 5V Devices Memory Size Ordering Code 512K AT17C512-10JC AT17C512-10JI 1M AT17C010-10JC AT17C010-10JI Ordering Information - 3.3V Devices Memory Size Ordering Code 512K AT17LV512-10JC AT17LV512-10JI 1M AT17LV010-10JC AT17LV010-10JI 20J 20 Lead, Plastic J-Leaded Chip Carrier (PLCC) Package 20J 20J 20J 20J Package 20J 20J 20J 20J ...

Related keywords