ISPLSI8840-110LB432 Lattice Semiconductor, ISPLSI8840-110LB432 Datasheet
ISPLSI8840-110LB432
Related parts for ISPLSI8840-110LB432
ISPLSI8840-110LB432 Summary of contents
Page 1
... Fast Setup Time or Output Register for Fast Clock to Output Time Copyright © 2000 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. ...
Page 2
Functional Block Diagram Figure 1. ispLSI 8840 Functional Block Diagram (Perspective) Global Routing Plane (GRP) with Tristate Bus Lines Specifications ispLSI 8840 Big Fast Megablock Routing Pool (BRP) Big Fast Megablock Routing Pool (BRP) Big Fast Megablock Routing Pool (BRP) ...
Page 3
Family Description (Continued) cells with optional I/O registers. The Global Routing Plane which interconnects the Big Fast Megablocks has an additional 144 global I/Os with optional I/O registers. Outputs from the GLBs in a Big Fast Megablock can ...
Page 4
Family Description (Continued) drain capability. A programmable pullup resistor is pro- vided to tie off unused inputs and a programmable bus-hold latch is available to hold tristate outputs in their last valid state until the bus is driven ...
Page 5
Figure 2. ispLSI 8000 GLB Overview AND Array Input Routing Fully Populated AND Array PT ...
Page 6
Figure 3. ispLSI 8000 Macrocell Overview Single PT PTSA Bypass PT Clock Global Clock Enable Global Clock 0 Global Clock 1 Global Clock 2 PT Reset PT Preset GRST Reset pin Preset/Reset Input has Global Polarity Control *Not available for ...
Page 7
Figure 4. ispLSI 8000 I/O Cell TOE GLOBAL OE0 GLOBAL OE1 GLOBAL OE2 GLOBAL OE3 From Output Control Bus Multiplexed Output From Big Fast Megablock or Global Track GLOBAL I/O CLOCK ENABLE From Output Control Bus GLOBAL I/O CLOCK0 GLOBAL ...
Page 8
Output Control Organization In addition to the data input and output to the I/O cells, each I/O cell can have up to six different I/O cell control signals. In addition to the internal OE control, the five control signals for ...
Page 9
Figure 6. Boundary Scan Register Circuit for I/O Pins SCANIN BSCAN (from previous Registers cell Shift DR Clock DR *Internal power-up reset signal. Not connected to external reset pin. Figure 7. Boundary Scan Register Circuit for Input-Only ...
Page 10
Figure 8. Boundary Scan Waveforms and Timing Specifications TMS TDI T btch TCK TDO Data to be captured Data to be driven out SYMBOL t btcp TCK Clock Pulse Width t btch TCK Pulse Width High t btcl TCK Pulse ...
Page 11
... Compliance with the Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM is a requirement. DC Recommended Operating Condition ...
Page 12
Switching Test Conditions Input Pulse Levels Input Rise and Fall Time Input Timing Reference Levels Ouput Timing Reference Levels Output Load 3-state levels are measured 0.5V from steady-state active level. Output Load Conditions (See Figure 9) TEST CONDITION A Active ...
Page 13
External Switching Characteristics PARA- TEST METER COND Prop Delay, BFM Input to Same BFM Output Bypass pd1 Prop Delay, Global Input to Global Output pd2 f max – 3 ...
Page 14
Internal Timing Parameters PARA- METER # 2 DESCRIPTION I/O Cell Delay t idcom 23 Input Pad and Input Buffer, Combinatorial Input t idreg 24 Input Pad and Input Buffer, Registered Input t obp 25 Output Register/Latch Bypass to Output Buffer ...
Page 15
Internal Timing Parameters PARA- METER # 2 DESCRIPTION BFM / Global Routing Pool Delay t bfmi 61 BFM Routing Delay, Signal from I/O Cell t grpi 62 GRP Delay, Signal from I/O Cell t grpiz 63 Internal Tristate Bus Enable/Disable, ...
Page 16
Timing Model Input Buffer and I/O Cell Register I/O register delays #25, t Output path obp #26, t Input path ibp #27, t Input buffer iolat I/O delays #28, t ioco pad BFM Routing Pool #29, t #23, ...
Page 17
Example Timing Calculations t pd1 = (BFM Input Path Delay) + (GLB Delay) + (Output Path Delay idcom + ibp + bfmi (#23 + #26 + #61) + (#39 + #42 ...
Page 18
Power Consumption Power consumption in the ispLSI 8840 device depends on two primary factors: the speed at which the device is operating and the number of product terms used. The product terms have a fuse-selectable speed/power tradeoff setting. Each group ...
Page 19
Signal Descriptions Signal Name CLK0, CLK1, Dedicated clock input for the GLB registers only. These clock inputs are connected to one of the clock CLK2 inputs of all GLB registers in the device. CLKEN Dedicated clock enable input for the ...
Page 20
Signal Locations (432-Ball BGA Package) Signal CLK0, CLK1, CLK2 A18, P29, AL19 CLKEN C18 GIOCLK0, A19, AJ18 GIOCLK1 GND A1, A2, A16, A30, A31, B1, B5, B9, B13, B19, B23, B27, B31, E2, E30, J2, J30, N2, N30, T1, T31, ...
Page 21
I/O Pin Locations (432-Ball BGA Package) Signal BGA Signal I/O G0 <0> C2 I/O G2 <15> P31 I/O G0 <1> F4 I/O G2 <16> P28 I/O G0 <2> F3 I/O G2 <17> N31 I/O G0 <3> D2 I/O G2 <18> ...
Page 22
Signal Configuration ispLSI 8840 432-Ball BGA Signal Diagram I/O I/O I/O I/O I/O A GND GND VCC ...
Page 23
Part Number Description ispLSI 8840 Device Family Device Number Speed f 110 = 110 MHz max MHz max MHz max Ordering Information FAMILY fmax (MHz) tpd (ns) 110 ispLSI 90 60 Specifications ...