W39L040 Winbond, W39L040 Datasheet - Page 3

no-image

W39L040

Manufacturer Part Number
W39L040
Description
512 K X 8 CMOS FLASH MEMORY
Manufacturer
Winbond
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W39L040A-70B
Manufacturer:
WINBOND
Quantity:
5 880
Part Number:
W39L040A-70B
Quantity:
6 100
Part Number:
W39L040A-70B
Manufacturer:
WINBOND
Quantity:
623
Part Number:
W39L040A-70B
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Part Number:
W39L040A-70Z
Manufacturer:
WINBOND
Quantity:
5 880
Part Number:
W39L040A-70Z
Manufacturer:
Winbond
Quantity:
5 880
Part Number:
W39L040A-90B
Manufacturer:
WINBOND
Quantity:
5 880
W39L040
6. FUNCTIONAL DESCRIPTION
Device Bus Operation
Read Mode
The read operation of the W39L040 is controlled by #CE and #OE, both of which have to be low for
the host to obtain data from the outputs. #CE is used for device selection. When #CE is high, the chip
is de-selected and only standby power will be consumed. #OE is the output control and is used to
gate data from the output pins. The data bus is in high impedance state when either #CE or #OE is
high. Refer to the timing waveforms for further details.
Write Mode
Device erasure and programming are accomplished via the command register. The contents of the
register serve as inputs to the internal state machine. The state machine outputs dictate the function
of the device.
The command register itself does not occupy any addressable memory location. The register is a
latch used to store the commands, along with the address and data information needed to execute the
command. The command register is written by bringing #WE to logic low state, while #CE is at logic
low state and #OE is at logic high state. Addresses are latched on the falling edge of #WE or #CE,
whichever happens later; while data is latched on the rising edge of #WE or #CE, whichever happens
first. Standard microprocessor write timings are used.
Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing
parameters.
Standby Mode
There are two ways to implement the standby mode on the W39L040 device, both using the #CE pin.
±0.3V. Under this condition the current
#CE input held at V
A CMOS standby mode is achieved with the
DD
is typically reduced to less than 15 µA (max). A TTL standby mode is achieved with the #CE pin held
at V
.
IH
Under this condition the current is typically reduced to 2 mA(max).
In the standby mode the outputs are in the high impedance state, independent of the #OE input.
Output Disable Mode
With the #OE input at a logic high level (V
), output from the device is disabled. This will cause the
IH
output pins to be in a high impedance state.
Auto-select Mode
The auto-select mode allows the reading of a binary code from the device and will identify its
manufacturer and type. This mode is intended for use by programming equipment for the purpose of
automatically matching the device to be programmed with its corresponding programming algorithm.
This mode is functional over the entire temperature range of the device.
To activate this mode, the programming equipment must force V
(11.5V to 12.5V) on address pin
ID
A9. Two identifier bytes may then be sequenced from the device outputs by toggling address A0 from
V
to V
. All addresses are don′t cares except A0 and A1 (see "Auto-select Codes").
IL
IH
Publication Release Date: February 10, 2003
- 3 -
Revision A3

Related parts for W39L040