ADSP21160MKBZ80

Manufacturer Part NumberADSP21160MKBZ80
DescriptionBGA
ManufacturerAnalog Devices
ADSP21160MKBZ80 datasheet
 

Specifications of ADSP21160MKBZ80

Date_code07+  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
Page 1/52

Download datasheet (735Kb)Embed
Next
a
SUMMARY
High-Performance 32-Bit DSP—Applications in Audio,
Medical, Military, Graphics, Imaging, and
Communication
Super Harvard Architecture—Four Independent Buses
for Dual Data Fetch, Instruction Fetch, and
Nonintrusive, Zero-Overhead I/O
Backwards-Compatible—Assembly Source Level
Compatible with Code for ADSP-2106x DSPs
Single-Instruction-Multiple-Data (SIMD) Computational
Architecture—Two 32-Bit IEEE Floating-Point
Computation Units, Each with a Multiplier, ALU,
Shifter, and Register File
Integrated Peripherals—Integrated I/O Processor,
4 M Bit On-Chip Dual-Ported SRAM, Glueless
Multiprocessing Features, and Ports (Serial, Link,
External Bus, and JTAG)
&25( 352&(6625
7, 0(5 ,16758&7,21
&$&+(
 [ %,7
'$*
'$*
352*5$0
[[
[[
6(48(1&(5
30 $''5(66 %86
'0 $''5(66 %86
30 '$7$ %86

%86
&211(&7
'0 '$7$ %86
3;
'$7$
5(*,67(5
),/(
3([
%$55(/
 [ %,7
08/7
6+,)7(5
$/8
SHARC is a registered trademark of Analog Devices, Inc.
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
KEY FEATURES
80 MHz (12.5 ns) Core Instruction Rate
Single-Cycle Instruction Execution, Including SIMD
Operations in Both Computational Units
480 MFLOPS Peak and 320 MFLOPS Sustained
Performance (Based on FIR)
Dual Data Address Generators (DAGs) with Modulo and
Bit-Reverse Addressing
Zero-Overhead Looping and Single-Cycle Loop Setup,
Providing Efficient Program Sequencing
IEEE 1149.1 JTAG Standard Test Access Port and
On-Chip Emulation
400-Ball 27
FUNCTIONAL BLOCK DIAGRAM
'8$/3257(' 65$0
7:2 ,1'(3(1'(17
'8$/3257(' %/2&.6
352&(6625 3257
$''5
'$7$
$''5
'$7$



'$7$
5(*,67(5
), /(
3(\
%$55(/
 [ %,7
08/7
6+, )7(5
$/8
One Technology Way, P.O.Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel:781/329-4700
Fax:781/326-8703
SHARC
DSP Microcomputer
ADSP-21160M
27 mm Metric PBGA Package
-7$*
7(67
,2 3257
(08/$7,21
'$7$
$''5
'$7$
$''5
(;7(51$/
,2'
,2$
3257


$''5 %86
08;
08/7,352&(6625
,17(5)$&(
'$7$ %86
08;
+267 3257
'0$
,23
&21752//(5
5(*,67(56
0(025< 0$33('
6(5,$/ 32576

&21752/
67$786
/, 1. 32576
'$7$ %8))(56

,2 352&(6625
World Wide Web Site: http://www.analog.com
© Analog Devices, Inc., 2001
®
6