PIC16F684-ISL

Manufacturer Part NumberPIC16F684-ISL
ManufacturerMicrochip Technology Inc.
PIC16F684-ISL datasheets
 


Specifications of PIC16F684-ISL

CaseN/ANotesNEW
Date_code11+  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
Page 71
72
Page 72
73
Page 73
74
Page 74
75
Page 75
76
Page 76
77
Page 77
78
Page 78
79
Page 79
80
Page 80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 78/164

Download datasheet (3Mb)Embed
PrevNext
PIC16F684
11.1
Capture Mode
In Capture mode, CCPR1H:CCPR1L captures the
16-bit value of the TMR1 register when an event occurs
on pin RC5/CCP1/P1A. An event is defined as one of
the following and is configured by CCP1CON<3:0>:
• Every falling edge
• Every rising edge
• Every 4th rising edge
• Every 16th rising edge
When a capture is made, the interrupt request flag bit,
CCP1IF (PIR1<5>), is set. The interrupt flag must be
cleared in software. If another capture occurs before
the value in register CCPR1 is read, the old captured
value is overwritten by the new captured value.
11.1.1
CCP1 PIN CONFIGURATION
In Capture mode, the RC5/CCP1/P1A pin should be
configured as an input by setting the TRISC<5> bit.
Note:
If the RC5/CCP1/P1A pin is configured as
an output, a write to the port can cause a
capture condition.
FIGURE 11-1:
CAPTURE MODE
OPERATION BLOCK
DIAGRAM
Set Flag bit CCP1IF
(PIR1<5>)
Prescaler
1, 4, 16
RC5/CCP1/P1A
CCPR1H
pin
Capture
and
Enable
Edge Detect
TMR1H
CCP1CON<3:0>
Q’s
11.1.2
TIMER1 MODE SELECTION
Timer1 must be running in Timer mode or Synchro-
nized Counter mode for the ECCP module to use the
capture feature. In Asynchronous Counter mode, the
capture operation may not work.
11.1.3
SOFTWARE INTERRUPT
When the Capture mode is changed, a false capture
interrupt may be generated. The user should keep bit
CCP1IE (PIE1<5>) clear to avoid false interrupts and
should clear the flag bit CCP1IF (PIR1<5>) following
any such change in operating mode.
DS41202C-page 76
11.1.4
ECCP PRESCALER
There are four prescaler settings specified by bits
CCP1M<3:0> (CCP1CON<3:0>). Whenever the ECCP
module is turned off, or the ECCP module is not in
Capture mode, the prescaler counter is cleared. Any
Reset will clear the prescaler counter.
Switching from one capture prescaler to another may
generate an interrupt. Also, the prescaler counter will
not be cleared; therefore, the first capture may be from
a non-zero prescaler. Example 11-1 shows the recom-
mended method for switching between capture
prescalers. This example also clears the prescaler
counter and will not generate the “false” interrupt.
EXAMPLE 11-1:
CLRF
CCP1CON
MOVLW
NEW_CAPT_PS ;Load the W reg with
MOVWF
CCP1CON
CCPR1L
TMR1L
Preliminary
CHANGING BETWEEN
CAPTURE PRESCALERS
;Turn ECCP module off
;the new prescaler
;move value and ECCP ON
;Load CCP1CON with this
;value
 2004 Microchip Technology Inc.