MSM9005-XX OKI [OKI electronic componets], MSM9005-XX Datasheet

no-image

MSM9005-XX

Manufacturer Part Number
MSM9005-XX
Description
DOT MATRIX LCD CONTROLLER WITH 8-DOT COMMON DRIVER AND 65-DOT SEGMENT DRIVER
Manufacturer
OKI [OKI electronic componets]
Datasheet
FEDL9005-03
¡ Semiconductor
¡ Semiconductor
MSM9005-xx
DOT MATRIX LCD CONTROLLER WITH 8-DOT COMMON DRIVER AND 65-DOT SEGMENT
DRIVER
GENERAL DESCRIPTION
The MSM9005-xx is a controller/driver which displays 13 alphanumerics and symbols (5x7 dots)
and 65 arbitrators on a dot matrix LCD panel that has 8 common inputs and 65 segment inputs.
Command and display data are written by 8-bit serial transfer.
A maximum of 256 types of alphanumerics and symbols can be displayed using an internal
character display ROM. The character display ROM is reprogrammable. The general purpose
code is -01.
FEATURES
• Logic power supply (V
• LCD bias power supply (V
• LCD output resistance
• Display content
• Display control functions
• 5 interfaces with microcomputer, CS, SI, SO, C/D and SHT (6 interfaces if RST is included)
• Internal character display ROM
• Internal oscillation circuit
• Package:
100-pin plastic QFP (QFP 100-P-1420-0.65-BK) (Product name: MSM9005-xxGS-BK)
Common driver
Segment driver
Number of display characters
Arbitrator
Character blink
Arbitrator blink
All off setting possible
(C1 to C8)
(S1 to S65)
DD
)
BI
)
: 2.5 to 5.5V
: 4.0 to 8.0V
: 6 kW
: 18 kW
: 65 dots
: Characters all on or all off can be selected
: 1-dot unit or 5-dot units can be selected
: External R, C
: 13 characters, 1 line
: 5 ¥ 7 dots ¥ 256 types (reprogrammable)
Previous version: Nov. 1997
xx indicates code number.
This version: Sep. 2000
FEDL9005-03
MSM9005-xx
1/30

Related parts for MSM9005-XX

MSM9005-XX Summary of contents

Page 1

... DOT MATRIX LCD CONTROLLER WITH 8-DOT COMMON DRIVER AND 65-DOT SEGMENT DRIVER GENERAL DESCRIPTION The MSM9005- controller/driver which displays 13 alphanumerics and symbols (5x7 dots) and 65 arbitrators on a dot matrix LCD panel that has 8 common inputs and 65 segment inputs. Command and display data are written by 8-bit serial transfer. ...

Page 2

OSC1 Timing OSC OSC2 generator OSC3 RST 5 Address pointer C/D 5 SHT TEST1 5 TEST2 TEST3 Character CG ROM address 8 generator RAM (CG ...

Page 3

... connection 100-Pin Plastic QFP FEDL9005-03 MSM9005- S38 79 S39 78 S40 77 S41 76 S42 75 S43 74 S44 73 S45 72 S46 71 S47 70 S48 69 S49 68 S50 67 S51 66 S52 65 S53 64 S54 ...

Page 4

... Setting this pin at the "L" level resets to initial status. Test signal inputs. Set these pins to the same potential as V unconnected. An error may occur by another setting. — Pins for an 80 kHz RC oscillation circuit. Connect resistors and a capacitor as shown below. 10kW OSC1 — 56pF OSC2 62±10kW OSC2 FEDL9005-03 MSM9005- 4/30 ...

Page 5

... These are bias power pins for driving the LCD. Set the bias voltage as follows £ V – V £ LCD4 1 — – (V –V LCD1 DD DD LCD4 – (V –V LCD2 DD DD LCD4 – (V –V LCD3 DD DD LCD4 4 FEDL9005-03 MSM9005-xx = 2.5 to 5.5V and 5/30 ...

Page 6

... Condition * — — and V LCD1 LCD2 LCD3 ) )= FEDL9005-03 MSM9005-xx Rating Unit –0 – +0 –0 +0 –0 +0 620 mW –55 to +150 C Range Unit 2 –8 –4.0 ...

Page 7

... I =+/–10mA — =2.5V –8V — f =80kHz OSC (External resistor, capacitor) C=56pF, R =10kW, — S R=66kW FEDL9005-03 MSM9005-xx =(V –8V –4V Typ. Max. Unit Applicable pin Input pins other — than OSC1 — OSC1 DD Input pins other — ...

Page 8

... I =+/–10mA — =5.5V –8V — f =80kHz OSC (External resistor, capacitor) C=56pF, R =10kW, — S R=66kW FEDL9005-03 MSM9005-xx =(V –8V –4V Typ. Max. Unit Applicable pin Input pins other — than OSC1 — OSC1 DD Input pins other — ...

Page 9

... IS t — All inputs — — rDLY f — SHT t — SHT SHT FEDL9005-03 MSM9005-xx =(V –8V –4V Min. Typ. Max. Unit 300 — — ns 200 — — ns 500 — — ns — — 200 ns — — ...

Page 10

... S15 S16 S20 S21 S25 S26 S30 S31 S35 S36 S40 S41 10011b 10100b 10101b 10110b 10111b 00011b 00100b 00101b 00110b 00111b FEDL9005-03 MSM9005- S45 S46 S50 S51 S55 S56 S60 S61 S65 11000b 11001b 11010b 11011b ...

Page 11

... When all on ´ character blink Increments address pointer value Sets additional function of AINC command Set SO pin SO pin is a CMOS output when S = "1" pin high impedance state when S = "0" OSC FEDL9005-03 MSM9005-xx Comment ). 11/30 ...

Page 12

... LSB C7: CG ROM address Relationship between RD0 to RD4 and segment pins is as follows RD4 RD3 RD2 RD1 RD0 FEDL9005-03 MSM9005-xx Comment S5n+1 S5n+5 AB4 AB0 Comment S5n+1 S5n+5 RD4 ...

Page 13

... WAIT WAIT 21 x 1/f OSC OSC Don't Care 00h LSB MSB LSB CG ROM code data FEDL9005-03 MSM9005-xx is required OSC t CH Don't Care 01h 02h MSB LSB CG ROM code data at the next address 13/30 ...

Page 14

... Don't Care AINC command RD4 RD3 RD2 RD1 MSB LSB MSB Display data at address 00h of CGA RAM FEDL9005-03 MSM9005-xx is required OSC Don't Care AINC command 01h RD4 RD3 RD2 RD1 LSB Display data at address ...

Page 15

... Arbitrator blink ............... Writing in 5 dot units is set. Character blink ................ Repeat of all display-on and character display is set. Display on and all display off ................... All display off mode is selected. Segment output ............... All segment outputs Common output.............. All common outputs pin ............................... High impedance state FEDL9005-03 MSM9005-xx level. DD level. DD 15/30 ...

Page 16

... After this data transfer is executed, the address pointer value becomes 03H. CG ROM code data is written to CGA RAM address 0BH, and the character corresponding to the specified CG ROM code can be displayed at segments 56 to 60. After this data transfer is executed, the address pointer value becomes 0CH. FEDL9005-03 MSM9005-xx 16/30 ...

Page 17

... CG ROM code can be displayed at segments 61 to 65. After this data transfer is executed, the address pointer value becomes 0DH. CGA RAM address is only 00H to 0CH. The address pointer value becomes 0DH. However, this CG ROM data is ignored. FEDL9005-03 MSM9005-xx 17/30 ...

Page 18

... Arbitrator display data is written to AB RAM address 1CH, and the specified arbitrator of segments can be displayed. After this data transfer is executed, the address pointer value becomes 1DH. AB RAM address is only 10H to 1CH. The address pointer value becomes 1DH. However, this arbitrator display data is ignored. FEDL9005-03 MSM9005-xx 18/30 ...

Page 19

... Set the address pointer value by the LPA command before executing this command. Transfer the LPA command, ABBC 1/5 command and CHB command as follows. Display-off mode is set when DI = “0” Display-on mode is set when DI = “1” "0" enables writing in 5-bit unit "1" enables writing in 1-bit unit. FEDL9005-03 MSM9005-xx 19/30 ...

Page 20

... CB value is written to CHB RAM address 0CH, and the blinking of characters displayed in segments set. After this command is executed, the address pointer value becomes 0DH CHB RAM address is only 00H to 0CH. The address pointer value becomes 0DH. However, this CHB command is ignored. FEDL9005-03 MSM9005-xx 20/30 ...

Page 21

... CB value is written to ABB RAM address 1CH and the blinking of arbitrator displayed in segments set. After this command is executed, the address pointer value becomes 1DH ABB RAM address is only 10H to 1CH. The address pointer value becomes 1DH. However, this CHB command is ignored. FEDL9005-03 MSM9005-xx 21/30 ...

Page 22

... After this command is executed, the address pointer value becomes 12H. Arbitrator blink data is written to ABB RAM address 1BH, and the arbitrator specified in segments starts blinking. After this command is executed, the address pointer value becomes 1CH. FEDL9005-03 MSM9005-xx 22/30 ...

Page 23

... Arbitrator blink data is written to ABB RAM address 1CH, and the arbitrator specified in segment starts blinking. After this command is executed, the address pointer value becomes 1DH. ABB RAM address is only 10H to 1CH. The address pointer value becomes 1DH. However, this ABB command is ignored. FEDL9005-03 MSM9005-xx 23/30 ...

Page 24

... I0 and I1 can be set independently "1" and I1 = "1" are set, "0" is written to all CG RAM, AB RAM, CHB RAM and ABB RAM. [LOT Command Format Don't care FEDL9005-03 MSM9005-xx When BP = "0" 24/30 ...

Page 25

... This command is used to select the output impedance of the SO pin. When S = "1" is selected, the S0 pin becomes CMOS output and it outputs displays data. While S = "0" is selected, the S0 pin becomes high impedance status. [SOE/D Command Format Don't care FEDL9005-03 MSM9005-xx 25/30 ...

Page 26

... CHB command Arbitrator display data writing NO Writing end Writing end YES YES Other RAM setting NO BPC command DISP command Note: Normal operation status (display ON) End FEDL9005-03 MSM9005-xx ABB1/5 command ABB command Address is automatically incremented Arbitrator blink data writing NO Writing end YES 26/30 ...

Page 27

... Semiconductor MSM9005-01 CG ROM Code MSB 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 LSB 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 FEDL9005-03 MSM9005-xx 27/30 ...

Page 28

... Semiconductor REFERENCE DATA Oscillation Circuit Characteristics RC oscillation characteristics 140 120 100 2.5 3.0 3.5 4.0 RC oscillation characteristics 200 150 100 50 0 2.5 3.0 3.5 4.0 (R=65.5kW fixed) 4.5 5.0 5.5 6.0 V (V) DD (C=56.6pF fixed) 4.5 5.0 5.5 6.0 V (V) DD FEDL9005-03 MSM9005-xx C=29.4pF C=56.6pF C=121pF 6.5 R=26.6kW R=65.5kW R=104kW 6.5 28/30 ...

Page 29

... Package material Epoxy resin Lead frame material 42 alloy Pin treatment Solder plating (≥5 mm) Package weight (g) 1.29 TYP. Rev. No./Last Revised 4/Nov. 28, 1996 FEDL9005-03 MSM9005-xx (Unit : mm) 29/30 ...

Page 30

... No part of the contents contained herein may be reprinted or reproduced without our prior permission. 9. MS-DOS is a registered trademark of Microsoft Corporation. Copyright 2000 Oki Electric Industry Co., Ltd. Printed in Japan FEDL9005-03 MSM9005-xx 30/30 ...

Related keywords