ZL50075GAC ZARLINK [Zarlink Semiconductor Inc], ZL50075GAC Datasheet

ZL50075GAC

Manufacturer Part Number

ZL50075GAC

Description

32 K Channel Digital Switch with High Jitter Tolerance, Rate Conversion per Group of 2 Streams (8, 16, 32 or 64 Mbps), and 64 Inputs and 64 Outputs

Manufacturer

ZARLINK [Zarlink Semiconductor Inc]

Datasheet

1.ZL50075GAC.pdf (60 pages)

Current page: 1 of 60
Download datasheet (500Kb)

Features

•

32,768 channel x 32,768 channel non-blocking

digital Time Division Multiplex (TDM) switch at

65.536 Mbps or 32.768 Mbps or using a

combination of rates

16,384 channel x 16,384 channel non-blocking

digital TDM switch at 16.384 Mbps

8,192 channel x 8,192 channel non-blocking

digital TDM switch at 8.192 Mbps

High jitter tolerance with multiple input clock

sources and frequencies

Up to 64 serial TDM input streams, divided into

32 groups with 2 input streams per group

Up to 64 serial TDM output streams, divided into

32 groups with 2 output streams per group

Per-group input and output data rate conversion

selection at 65.536 Mbps, 32.768 Mbps,

16.384 Mbps and 8.192 Mbps. Input and output

data group rates can differ

Per-group input bit delay for flexible sampling

point selection

Per-group output fractional bit advancement

Two sets of output timing signals for interfacing

additional devices

CK_SEL1-0

CKo1-0

STiA31

STiB31

FPo1-0

STiA0

STiB0

CKi0

FPi0

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

VDD_CORE

Input

Timing

Converter

Timing

Figure 1 - ZL50075 Functional Block Diagram

S/P

VDD_IO

Microprocessor Interface

Zarlink Semiconductor Inc.

and Control Registers

VSS

32 K Channel Digital Switch with High Jitter

Connection Memory

Data Memory

Tolerance, Rate Conversion per Group of

•

Per-channel A-Law/µ-Law Translation

Per-channel constant or variable throughput delay

for frame integrity and low latency applications

Per-stream Bit Error Rate (BER) test circuits

Per-channel high impedance output control

Per-channel force high output control

Per-channel message mode

Control interface compatible with Intel and

Motorola 16 bit non-multiplexed buses

Connection memory block programming

Supports ST-BUS and GCI-Bus standards for

input and output timing

IEEE 1149.1 (JTAG) test port

3.3 V I/O with 5V tolerant inputs; 1.8 V core

voltage

2 Streams (8, 16, 32 or 64 Mbps),

ZL50075GAC

ZL50075GAG2

and 64 Inputs and 64 Outputs

Converter

**Pb Free Tin/Silver/Copper

P/S

Ordering Information

ODE

Output

Timing

Test Access

-40°C to +85°C

Port

324 Ball PBGA

324 Ball PBGA**

PWR

SToA0

SToB0

SToA31

SToB31

Data Sheet

Trays

ZL50075

January 2006

Related parts for ZL50075GAC

Related keywords

ZL50075GAC datasheet
ZL50075GAC data sheet
ZL50075GAC pdf datasheet
ZL50075GAC component
ZL50075GAC part
ZL50075GAC distributor
ZL50075GAC RoHS
ZL50075GAC datasheet download