K4S560432E-NC75 SAMSUNG [Samsung semiconductor], K4S560432E-NC75 Datasheet
K4S560432E-NC75
Related parts for K4S560432E-NC75
K4S560432E-NC75 Summary of contents
Page 1
... SDRAM 256Mb E-die (x4, x8) SDRAM 256Mb E-die (x4, x8 256Mb E-die SDRAM Specification * Samsung Electronics reserves the right to change products or specification without notice. 54pin sTSOP-II Revision 1.1 February. 2004 CMOS SDRAM Rev. 1.1 February, 2004 ...
Page 2
... SDRAM 256Mb E-die (x4, x8) SDRAM 256Mb E-die (x4, x8 Revision History Revision 1.0 (August. 2003) - First release. Revision 1.1 (February. 2004) - Deleted x16 for data book. CMOS SDRAM Rev. 1.1 February, 2004 ...
Page 3
... Cycle) GENERAL DESCRIPTION The K4S560432E / K4S560832E is 268,435,456 bits synchronous high data rate Dynamic RAM organized 16,777,216 words by 4bits / 4 x 8,388,608 words by 8bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows pre- cise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, pro- grammable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications ...
Page 4
... SDRAM 256Mb E-die (x4, x8) SDRAM 256Mb E-die (x4, x8 Package Physical Dimension 54pin sTSOP(II)-300 #54 (1.00) #1 (0.50) 0.50TYP 0.50±0.05 NOTE REFERENCE ASS’Y OUT QUALITY #28 (∅ 2.00 Dp0~0.05 BTM) #27 14.40MAX (14.20) ° 14.00±0.10 (14 ) +0.075 0.20 -0.035 ° ( 0.07 MAX CMOS SDRAM Units : Millimeters (2-R 0.30) (2-R 0.15) ° (14 ) +0.075 ...
Page 5
... SDRAM 256Mb E-die (x4, x8) SDRAM 256Mb E-die (x4, x8 FUNCTIONAL BLOCK DIAGRAM Bank Select CLK ADD LCKE LRAS LCBR CLK CKE * Samsung Electronics reserves the right to change products or specification without notice. Data Input Register 16M 16M ...
Page 6
... SDRAM 256Mb E-die (x4, x8) SDRAM 256Mb E-die (x4, x8 PIN CONFIGURATION (Top view VDD VDD DQ0 NC VDDQ VDDQ NC NC DQ1 DQ0 VSSQ VSSQ NC NC DQ2 NC VDDQ VDDQ NC NC DQ3 DQ1 VSSQ VSSQ NC NC VDD VDD CAS CAS RAS RAS ...
Page 7
... SDRAM 256Mb E-die (x4, x8 SDRAM 256Mb E-die (x4, x8) ABSOLUTE MAXIMUM RATINGS Parameter Voltage on any pin relative to Vss Voltage on V supply relative to Vss DD Storage temperature Power dissipation Short circuit current Note : Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to recommended operating condition. ...
Page 8
... SDRAM 256Mb E-die (x4, x8) SDRAM 256Mb E-die (x4 CHARACTERISTICS (x4, x8) (Recommended operating condition unless otherwise noted, T Parameter Symbol Operating current I CC1 (One bank active CC2 Precharge standby current in PS CKE & CLK ≤ V power-down mode I CC2 I N CC2 Precharge standby current in ...
Page 9
... SDRAM 256Mb E-die (x4, x8) SDRAM 256Mb E-die (x4 OPERATING TEST CONDITIONS Parameter AC input levels (Vih/Vil) Input timing measurement reference level Input rise and fall time Output timing measurement reference level Output load condition 3.3V 1200Ω Output 50pF 870Ω (Fig output load circuit ...
Page 10
... SDRAM 256Mb E-die (x4, x8) SDRAM 256Mb E-die (x4 CHARACTERISTICS (AC operating conditions unless otherwise noted) Parameter CLK cycle time CLK to valid output delay Output data hold time CLK high pulse width CLK low pulse width Input setup time Input hold time CLK to output in Low-Z ...
Page 11
... SDRAM 256Mb E-die (x4, x8 SDRAM 256Mb E-die (x4, x8) IBIS SPECIFICATION I Characteristics (Pull-up) OH 100MHz 100MHz Voltage 133MHz 133MHz Min Max (V) I (mA) I (mA) 3.45 -2.4 3.3 -27.3 3.0 0.0 -74.1 2.6 -21.1 -129.2 2.4 -34.1 -153.3 2.0 -58.7 -197.0 1.8 -67.3 -226.2 1.65 -73.0 -248.0 1.5 -77.9 -269.7 1.4 -80.8 -284.3 1.0 -88.6 -344.5 0.0 -93.0 -502.4 I Characteristics (Pull-down) OL 100MHz 100MHz Voltage 133MHz 133MHz Min Max (V) I (mA) I (mA) 0 ...
Page 12
... SDRAM 256Mb E-die (x4, x8) SDRAM 256Mb E-die (x4 Clamp @ CLK, CKE, CS, DQM & (V) I (mA) DD 0.0 0.0 0.2 0.0 0.4 0.0 0.6 0.0 0.7 0.0 0.8 0.0 0.9 0.0 1.0 0.23 1.2 1.34 1.4 3.02 1.6 5.06 1.8 7.35 2.0 9.83 2.2 12.48 2.4 15.30 2.6 18.31 V Clamp @ CLK, CKE, CS, DQM & (V) I (mA) SS -2.6 -57.23 -2.4 -45.77 -2.2 -38.26 -2.0 -31.22 -1.8 -24.58 -1.6 -18.37 -1.4 -12.56 -1.2 -7.57 -1.0 -3.37 -0.9 -1.75 -0.8 -0.58 -0.7 -0.05 -0.6 0.0 -0.4 0.0 -0.2 0.0 0.0 0.0 CMOS SDRAM Minimum V clamp current DD (Referenced Voltage I (mA) Minimum V clamp current ...
Page 13
... MRS can be issued only at all banks precharge state. A new command can be issued after 2 CLK cycles of MRS. 3. Auto refresh functions are as same as CBR refresh of DRAM. The automatical precharge without row precharge command is meant by "Auto". Auto/self refresh can be issued only at all banks precharge state. ...