SSD1815BT ETC1 [List of Unclassifed Manufacturers], SSD1815BT Datasheet - Page 7

no-image

SSD1815BT

Manufacturer Part Number
SSD1815BT
Description
LCD Segment / Common Driver with Controller
Manufacturer
ETC1 [List of Unclassifed Manufacturers]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SSD1815BT2R
Manufacturer:
TDK
Quantity:
64 000
Part Number:
SSD1815BTR1
Manufacturer:
MICRO
Quantity:
1 000
PIN DESCRIPTIONS
MSTAT
in master operation. The frame signal output pin, M, should be
used as the back plane signal for the static indicator.
Extended Command Table for details.
slave mode.
M
the pin supplies frame signal to slave devices while in slave
mode, the pin receives frame signal from the master device.
CL
with internal oscillator enabled (CLS pin pulled high), this pin
supplies display clock signal to slave devices.
receives display clock signal from the master device or external
clock source.
DOF
slave devices. In master mode, this pin supplies on/off signal to
slave devices. In slave mode, this pin receives on/off signal from
the master device.
CS1, CS2
for MCU communication only when both CS1 is pulled low and
CS2 is pulled high.
RES
ed once this pin is pulled low. Minimum pulse width for complet-
ing the reset procedure is 5us.
D/C
pulled high, the data at D
the pin is pulled low, the data at D
command register. Details relationship with other MCU interface
signals, please refer to the Timing Characteristics Diagrams.
R/W(WR)
6800-series microprocessor, this pin will be used as Read/Write
(R/W) selection input. Read mode will be carried out when this
pin is pulled high and write mode when low.
the Write (WR) input. Data write operation is initiated when this
pin is pulled low when the chip is selected.
SSD1815B
8
This pin is the static indicator driving output. It is only active
The duration of overlapping could be programmable. See
This pin becomes high impedance if the chip is operating in
This pin is the frame signal input/output. In master mode,
This pin is the display clock input/output. In master mode
In slave mode or when internal oscillator is disabled, the pin
This pin is display blanking control between master and
These pins are the chip select inputs. The chip is enabled
This pin is reset signal input. Initialization of the chip is start-
This pin is Data/Command control pin. When the pin is
This pin is MCU interface input. When interfacing to an
When interfacing to an 8080-microprocessor, this pin will be
7
-D
Rev 1.6
07/2002
0
is treated as display data. When
7
-D
0
will be transferred to the
E(RD)
6800-series microprocessor, this pin will be used as the Enable
(E) signal. Read/write operation is initiated when this pin is
pulled high when the chip is selected.
ceives the Read (RD) signal. Data read operation is initiated
when this pin is pulled low when the chip is selected.
D
nected to the MCU in parallel interface mode. D
while D
(SDA) and D
V
DC-DC Converter output and LCD driving voltages.
V
V
ed, V
between this pin, V
4X, is selected by different connections of the external capaci-
tors. All voltage levels are referenced to V
to V
V
can be supplied externally or generated by the internal DC-DC
converter, by turning on the internal voltage booster option in
the Set Power Control Register command.
at this pin is for internal reference only. It CANNOT be used for
driving external circuitries.
C
capacitor(s) is/are connected between these pins. Different con-
nection will result in different DC-DC converter multiple factor,
2X, 3X or 4X. Detail connections please refer to voltage convert-
er section in the functional block description.
V
for the internal voltage regulator. The function of this pin is only
enabled for the External Input chip models which are required
special ordering. For normal chip model, please leave this pin
NC (No connection).
DD
SS
SS1
EE
FS
7
3N
-D
SS
, C
This pin is MCU interface input. When interfacing to an
When connecting to an 8080-microprocessor, this pin re-
These pins are the 8-bit bi-directional data bus to be con-
When serial mode is selected, D
Chip’s Power Supply pin. This is also the reference for the
Ground. A reference for the logic pins.
Input for internal DC-DC converter. The voltage of generat-
Note: the potential at this input pin must lower than or equal
This is the most negative voltage supply pin of the chip. It
When using internal DC-DC converter as generator, voltage
When internal DC-DC voltage converter is used, external
This is an input pin to provide an external voltage reference
E E
0
.
0
, equals to the multiple factor times the potential different
1P
is the LSB.
, C
6
1N
is the serial clock input (SCK).
, C
2N
SS1
and C
, and V
2P
DD
. The multiple factor, 2X, 3X or
7
is the serial data input
DD
.
7
SOLOMON
is the MSB

Related parts for SSD1815BT