K4M563233G-FHL/F75 SAMSUNG [Samsung semiconductor], K4M563233G-FHL/F75 Datasheet

no-image

K4M563233G-FHL/F75

Manufacturer Part Number
K4M563233G-FHL/F75
Description
2M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA
Manufacturer
SAMSUNG [Samsung semiconductor]
Datasheet
K4M563233G - F(H)N/G/L/F
2M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA
INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.
NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,
TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PRO-
VIDED ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.
1. For updates or additional information about Samsung products, contact your nearest Samsung office.
2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure could
result in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or pro-
visions may apply.
FEATURES
• 3.0V & 3.3V power supply.
• LVCMOS compatible with multiplexed address.
• Four banks operation.
• MRS cycle with address key programs.
• EMRS cycle with address key programs.
• All inputs are sampled at the positive going edge of the system
• Burst read single-bit write operation.
• Special Function Support.
• DQM for masking.
• Auto refresh.
• 64ms refresh period (4K cycle).
• Commercial Temperature Operation (-25°C ~ 70°C).
• Extended Temperature Operation (-25°C ~ 85°C).
• 90Balls FBGA ( -FXXX -Pb, -HXXX -Pb Free).
ORDERING INFORMATION
- F(H)N/G : Low Power, Extended Temperature(-25°C ~ 85°C)
- F(H)L/F : Low Power, Commercial Temperature(-25°C ~ 70°C)
NOTES :
1. In case of 40MHz Frequency, CL1 can be supported.
Address configuration
clock.
-. CAS latency (1, 2 & 3).
-. Burst length (1, 2, 4, 8 & Full page).
-. Burst type (Sequential & Interleave).
-. PASR (Partial Array Self Refresh).
-. Internal TCSR (Temperature Compensated Self Refresh)
K4M563233G-F(H)N/G/L/F7L
K4M563233G-F(H)N/G/L/F60
K4M563233G-F(H)N/G/L/F75
Organization
Part No.
8Mx32
*1
133MHz(CL=3), 111MHz(CL=2)
133MHz(CL=3), 83MHz(CL=2)
BA0,BA1
Bank
166MHz(CL=3)
Max Freq.
GENERAL DESCRIPTION
rate Dynamic RAM organized as 4 x 2,097,152 words by 32 bits,
fabricated with SAMSUNG’s high performance CMOS technol-
ogy. Synchronous design allows precise cycle control with the
use of system clock and I/O transactions are possible on every
clock cycle. Range of operating frequencies, programmable
burst lengths and programmable latencies allow the same
device to be useful for a variety of high bandwidth and high per-
formance memory system applications.
The K4M563233G is 268,435,456 bits synchronous high data
A0 - A11
Row
Interface
LVCMOS
Mobile-SDRAM
Column Address
A0 - A8
90 FBGA Pb
(Pb Free)
Package
February 2006

Related parts for K4M563233G-FHL/F75

K4M563233G-FHL/F75 Summary of contents

Page 1

... GENERAL DESCRIPTION The K4M563233G is 268,435,456 bits synchronous high data rate Dynamic RAM organized 2,097,152 words by 32 bits, fabricated with SAMSUNG’s high performance CMOS technol- ogy ...

Page 2

... K4M563233G - F(H)N/G/L/F FUNCTIONAL BLOCK DIAGRAM Bank Select CLK ADD LCKE LRAS LCBR CLK CKE CS Data Input Register Column Decoder Latency & Burst Length Programming Register LWE LCAS Timing Register RAS CAS WE Mobile-SDRAM LWCBR LDQM DQM February 2006 ...

Page 3

... K4M563233G - F(H)N/G/L/F Package Dimension and Pin Configuration < Bottom View < Top View #A1 Ball Origin Indicator *1 > Pin Name > ...

Page 4

... K4M563233G - F(H)N/G/L/F ABSOLUTE MAXIMUM RATINGS Parameter Voltage on any pin relative Voltage on V supply relative Storage temperature Power dissipation Short circuit current NOTES: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to recommended operating condition. ...

Page 5

... K4M563233G - F(H)N/G/L/F DC CHARACTERISTICS Recommended operating conditions (Voltage referenced to V Parameter Symbol Operating Current I CC1 (One Bank Active) I CC2 Precharge Standby Current in power-down mode I CC2 I CC2 Precharge Standby Current in non power-down mode I CC2 I CC3 Active Standby Current in power-down mode I CC3 I CC3 Active Standby Current ...

Page 6

... K4M563233G - F(H)N/G/L/F AC OPERATING TEST CONDITIONS Parameter AC input levels (Vih/Vil) Input timing measurement reference level Input rise and fall time Output timing measurement reference level Output load condition VDDQ 1200Ω Output 870Ω Figure 1. DC Output Load Circuit = 2.7V ∼ 3.6V Value 2 ...

Page 7

... K4M563233G - F(H)N/G/L/F OPERATING AC PARAMETER (AC operating conditions unless otherwise noted) Parameter Row active to row active delay RAS to CAS delay Row precharge time Row active time Row cycle time Last data in to row precharge Last data in to Active delay Last data in to new col. address delay Last data in to burst stop Col ...

Page 8

... K4M563233G - F(H)N/G/L/F AC CHARACTERISTICS (AC operating conditions unless otherwise noted) Parameter CAS latency=3 CLK cycle time CAS latency=2 CAS latency=1 CAS latency=3 CLK to valid output delay CAS latency=2 CAS latency=1 CAS latency=3 Output data hold time CAS latency=2 CAS latency=1 CLK high pulse width ...

Page 9

... K4M563233G - F(H)N/G/L/F SIMPLIFIED TRUTH TABLE COMMAND Register Mode Register Set Auto Refresh Entry Refresh Self Refresh Exit Bank Active & Row Addr. Read & Auto Precharge Disable Column Address Auto Precharge Enable Write & Auto Precharge Disable Column Address Auto Precharge Enable ...

Page 10

... K4M563233G - F(H)N/G/L/F A. MODE REGISTER FIELD TABLE TO PROGRAM MODES Register Programmed with Normal MRS BA0 ~ BA1 Address A11 ~ A10/AP "0" Setting for Function Normal MRS Normal MRS Mode Test Mode A8 A7 Type Mode Register Set Reserved Reserved Reserved ...

Page 11

... K4M563233G - F(H)N/G/L/F Partial Array Self Refresh 1. In order to save power consumption, Mobile SDRAM has PASR option. 2. Mobile SDRAM supports 3 kinds of PASR in self refresh mode : Full Array, 1/2 of Full Array and 1/4 of Full Array. BA1=0 BA1=0 BA0=0 BA0=1 BA1=1 BA1=1 BA0=0 BA0=1 - Full Array Internal Temperature Compensated Self Refresh (TCSR order to save power consumption, Mobile-SDRAM includes the internal temperature sensor and control units to control the self refresh cycle automatically according to the two temperature range ...

Page 12

... K4M563233G - F(H)N/G/L/F C. BURST SEQUENCE 1. BURST LENGTH = 4 Initial Address BURST LENGTH = 8 Initial Address Sequential ...

Related keywords