HM17CM4096 ETC2 [List of Unclassifed Manufacturers], HM17CM4096 Datasheet
HM17CM4096
Related parts for HM17CM4096
HM17CM4096 Summary of contents
Page 1
... OUTPUT LCD DRIVER IC INSTRUCTION HM17CM4096 is a dot-Matrix LCD drive IC with 162 commons and 384 segments (128 X RGB) drive ports for 4,096 colors driving. This IC stores the serial or parallel BIT data transferred by the microcomputer on the built-in RAM (248,832 bits for graphic) and generates the signals to drive LCD panel ...
Page 2
... The (L) (R) (C) mark after port name is internally shorted. note 2) DMYport is opened electrically. chip center : chip size : with scribe lane : 19.84 main chip : 19.83mm chip thickness : 525 m bump size : 68 m bump pitch : 45 m(Min) bump height : bump material : Au 2.97mm , 2.96mm HM17CM4096 - 2 - ...
Page 3
... Y X align mark appearance and size 120 coordinates of align marks (X= TBD m, Y= TBD m) (X= TBD m, Y= TBD HM17CM4096 DMY (R) 3 DMY (L) 3 COM 21 COM 69 DMY (R) 2 DMY ( ...
Page 4
... D5 -2850 -1396 99 DMY53 -2730 -1396 100 D6 -2610 -1396 101 DMY54 -2490 -1396 102 D7 -2370 -1396 HM17CM4096 2390 m ( chip center : Pin name No. 103 DMY55 -2250 -1396 104 D8 -2130 -1396 105 DMY56 -2010 -1396 106 D9 -1890 -1396 ...
Page 5
... COM74 9293 -1396 253 COM73 9338 -1396 254 COM72 9383 -1396 255 COM71 9428 -1396 HM17CM4096 2390 m ( chip center : Pin name No. 256 COM70 9473 -1396 257 COM69 9518 -1396 258 DMY109 9581 -1396 259 ...
Page 6
... SEGB24 5333 1396 405 SEGC24 5288 1396 406 SEGA25 5243 1396 407 SEGB25 5198 1396 408 SEGC25 5153 HM17CM4096 2390 m ( chip center : 0 m Pin name No. 1396 409 SEGA26 5108 1396 410 SEGB26 5063 1396 411 SEGC26 5018 1396 412 ...
Page 7
... SEGC75 -1598 1396 559 SEGA76 -1643 1396 560 SEGB76 -1688 1396 561 SEGC76 -1733 1396 HM17CM4096 2390 m ( chip center : Pin name No. 562 SEGA77 -1778 1396 563 SEGB77 -1823 1396 564 SEGC77 -1868 1396 565 ...
Page 8
... SEGC126 -8483 1396 712 SEGA127 -8528 1396 713 SEGB127 -8573 1396 714 SEGC127 -8618 1396 HM17CM4096 2390 m ( chip center : Pin name No. 715 COM81 -8663 1396 716 COM82 -8708 1396 717 COM83 -8753 1396 718 ...
Page 9
... DMY115 -9831 -1144 chip size 19840 m PAD PAD Pin name No. -225 -270 -315 -360 -405 -450 -495 -540 -585 -630 -675 -720 -765 -810 -855 -900 -945 -990 HM17CM4096 2390 m ( chip center : Pin name No ...
Page 10
... /SPOL 4 D /SMODE 3 D /EXCS 2 D /SDA 1 D /SCL 0 CS SEG DRIVER GRADATION CIRCUIT DATA LATCH RAM INTERFACE X ADDRESS COUNTER X ADDRESS REGISTER INTERNAL BUS P/S SEL68 HM17CM4096 COM DRIVER SHIFT REGISTER RES TEST - FLM CL CLK OSC 2 OSC 1 ...
Page 11
... POWER CIRCUIT BLOCK DIAGRAM REG V REF E.V. OUT HM17CM4096 V LCD ...
Page 12
... MPU data bus with 8bit bi-directional bus When serial interface is selected (P/S=”L”), D and D (SCL, SDA) are used as serial interface pins and 0 1 various sets are taken by serial interface use mode clock of SCL. HM17CM4096 pin. DD pin. SS <V 1 LCD . SS data line ...
Page 13
... Fix RD “H” or “L”. Fix to ”L”. Display line counter is counted up at the rising edge and LCD driving signal is generated at the falling edge Display start address is loaded in the display line counter at FLM = “H”. HM17CM4096 L display data L write L ...
Page 14
... Connect external oscillating source to OSC resistor between OSC and OSC 1 oscillator. Input / output pin for display timing clock External clock is applied to chip through CLK pin when internal clock is not used. HM17CM4096 lighted the LCD ...
Page 15
... FUNCTION DESCRIPTION (1) CPU interface (1-1) Selection of interface type HM17CM4096 receives data through 8 bit parallel I/O(D divided into serial data input (SDA, SCL). Parallel or serial selection is decided by P/S pin setting. Parallel or serial selection is possible as following table. Reading out from internal register or RAM is not possible at serial interface mode. ...
Page 16
... Serial data (SDA) are identified to display data or command by RS bit data at the rising of first serial clock (SCL) and state of command data bit polarity shift pin (SPOL). TABLE SPOL=L RS Data identify L Display data H command line serial interface SPOL HM17CM4096 VALID Data identify command Display data - 16 - ...
Page 17
... In other words, 1 cycle dummy read is needed after address setting and write cycle 3line serial interface HM17CM4096 ...
Page 18
... M m Internal register Address set for read register read RE register set:100 Internal register read address set set RE of register to be read out Internal register read HM17CM4096 n+3 n+4 n+3 n+4 n+1 n+2 data read data read n+1 address n+2 address N n Internal register for ...
Page 19
... Bit mapped that is composed of 1,536 bit of X direction ~7F at 16bit access mode X-address 1 H 8bit 8bit X-address 0 H 16bit 16bit HM17CM4096 ~ 8bit 8bit 8bit 8bit 7F H 16bit 16bit - 19 - ...
Page 20
... And set start point and end point not to be designated to access the outside of available address area. Address set value should be taken to set AX ( end point of Y address ). (X, Y) address designation 162 B/W mode display is possible end point of X address ) and direction Window display area HM17CM4096 Designated end address designation (X, Y) All display RAM area - 20 - ...
Page 21
... Segment display output order/reverse set up The order of display outputs, SEGA by reversing access to display RAM from MPU by using REF register, lessen the limitation in placing IC when assembling an LCD panel module. RAM data SEGB , SEGC to SEGA , SEGB 127 HM17CM4096 , and can be reversed 127 - 21 - ...
Page 22
... X=01H X=7EH X=01H X=7EH X=02H X=03H X=FCH X=FCH X=FDH X=02H X=03H X=FCH X=FCH X=FDH X=02H X=01H X=02H X=BDH X=BEH(H) X=01H(L) HM17CM4096 SEG126 SEG127 Palette B Palette C Palette A Palette B X=7EH X=7FH X=01H X=00H X=7EH X=7FH X=01H X=00H X=FDH X=FEH X=02H X=03H X=00H X=FDH ...
Page 23
... There are no relations between the wrote-in data when C256=”0” and C256=”1”. SWAP OPERATION TABLE Palette A Palette SEGAx SEGBx SEGCx SEGBx 1 0 SEG1 Palette R Palette G Palette B Palette R X=01H X=7EH Palette C SEGCx SEGAx HM17CM4096 SEG126 SEG127 Palette G Palette B Palette R Palette G X=7EH X=7FH X=01H X=00H - 23 - Palette B ...
Page 24
... RAM DATA WRITE – IN TABLE HM17CM4096 . . . . ……… ...
Page 25
... SEG SEG SEG SEG SEG HM17CM4096 SEG SEG SEG SEG SEG SEG ...
Page 26
... HM17CM4096 (E4F2 ) (E4F2 ) (E4F2 ) (4F27 ) H D ...
Page 27
... SEG SEG SEG SEG SEG SEG SEG SEG SEG HM17CM4096 - 27 - ...
Page 28
... WRITE IN DATA READ IN DATA ( ( ( ( ( ( ( ( HM17CM4096 - 28 - ...
Page 29
... ~7F (access when REF=”0” :7F ~n (access when REF=”1” HM17CM4096 i=0~127 Gradation palette j=0~15 Gradation control circuit Display RAM data MSB CPU access data address : i=0~127 Gradation palette ...
Page 30
... address :n+1 H ~FF (access when REF=”0” :FF ~n (access when REF=”1” HM17CM4096 i=0~127 Gradation palette j=0~15 Gradation control circuit Display RAM data MSB CPU access data i=0~127 Gradation palette j=0~15 Gradation control circuit ...
Page 31
... SHIFT="1" COM161 COM160 COM152 COM146 COM144 COM136 COM128 COM120 COM112 COM104 COM96 COM88 COM39 COM31 COM23 COM15 HM17CM4096 BW(fosc=25kHz) fosc/(2*D) fosc/(2*D) fosc/(2*D) fosc/(2*D) fosc/(2*D) fosc/(2*D) fosc/(2*D) fosc/(2*D*2) fosc/(2*D*2) fosc/(2*D*2) fosc/(2*D*2) fosc/(2*D*4) fosc/(2*D*4) fosc/(2*D*4) fosc/(2*D*8) fosc/(2*D* ...
Page 32
... Boosting clock Normal speed 2 normal speed 3 normal speed 4 normal speed HM17CM4096 X fixed X fixed ...
Page 33
... Gradation palette Gradation palette Gradation palette Gradation palette Gradation palette Gradation palette 15 GRADATION PALETTE TABLE ( PWM = “1”, MON = “0” ; fixed 8 gradation mode ) Register name Initial value HM17CM4096 Each register 0/31 3/31 5/31 7/31 9/31 11/31 13/31 15/31 17/31 19/31 21/31 23/31 25/31 27/31 29/31 31/ ...
Page 34
... GRADATION PALETTE TABLE ( PWM = “0”, MON = “0” ; variable 16 gradation mode ) (palette Aj, palette Bj, palette GRADATION PALETTE TABLE ( MON = “1” mode ) HM17CM4096 - 34 - ...
Page 35
... DISPLAY DATA LATCH CIRCUIT This circuit latches the display data from display RAM to LCD driver circuit temporarily per every common period. Normal / reverse display, display ON/OFF, and display all on command are done by controlling data in this latch. And no data within display RAM changes. HM17CM4096 - 35 - ...
Page 36
... COM 0 COM 1 CL FLM FR COM 0 COM 1 SEG 0 SEG 1 Remark ) when 1/163 duty, the status of COM/SEG at 163 COM : all no selection SEG : same with 162 line data output HM17CM4096 LCD LCD ...
Page 37
... The common drive circuit that has shift register and outputs common scan signals sequentially. (19) OSCILLATOR CIRCUIT HM17CM4096 has the CR oscillator. The output of oscillator is used as the timing signal source of display and boosting clock to the booster. If external clock is used, feed the clock to OSC And feedback resistance with command can set the inner oscillator circuit of HM17CM4096 ...
Page 38
... terminals =2. = generated by selecting 1 level within 128 step electric volume LCD Even though boosted voltage variation, generated regulator HM17CM4096 -, C + and and can be generated through EE SS between C + and and open ...
Page 39
... terminals REF REG - , OUT at V terminal is recommended. 3 REG HM17CM4096 + , should be open because boosting 6 terminal and the voltage for REF The at 2 after ...
Page 40
... Please use B grade capacitor. HM17CM4096 internal power circuit is not used case REF V REG HM17CM4096 OUT V V LCD LCD Extnal V V power 2 2 circuit ...
Page 41
... REF V REG HM17CM4096 OUT LCD ...
Page 42
... HM17CM4096 External power V OUT circuit V LCD value CA 1 1 caution Please use B grade capacitor. HM17CM4096 is supplied from outside) OUT - 42 - ...
Page 43
... HM17CM4096 can realize the partial display at graphic display area on LCD panel. Partial display is used with lower duty than normal state at driving. And so, HM17CM4096 can drive the LCD panel with lower bias ratio, lower boosting times and lower LCD driving voltages, and that can drive the LCD panel with lower power consumption. ...
Page 44
... Do not turn on the internal power supply and external power supply (V (27) RESET CIRCUIT HM17CM4096 is initialized as following description when RES terminal is set to “L”. INITIAL SETTING CONDITION (default setting) 1. display RAM 2. X address 3 ...
Page 45
... boosting voltage generation and then operate internal power EE terminal. LCD DD terminal after the voltage levels HM17CM4096 or V terminal (when only internal OUT terminal after reset the IC by HALT terminal should be turned on/off EE ), and then EE ...
Page 46
... Function setting by command (user setting Function setting by command (user setting) Data display -V power ON SS WAIT HM17CM4096 electric volume code set bias ratio set power control set (DCON=”1”, AMPON=”1”) display start line set increment mode set X address set ...
Page 47
... Before turning off the power, be sure to execute HALT or RESET command to make LCD driver output OFF state. Please, discharge the capacitors that connected to VLCD, V1, V2, V3,V4 before power OFF. HALT command set or reset operation (all LCD driver output is V Discharge command set (discharge of V power OFF HM17CM4096 level capacitor) LCD 1 ...
Page 48
... TST RE2 RE1 RE0 RE flag set HM17CM4096 Control address function Write in to display RAM * AX6 AX5 AX4 AY3 AY2 AY1 AY0 RAM Y AY7 AY6 AY5 AY4 LA3 LA2 LA1 LA0 RAM Y address corresponds to scan start LA7 LA6 LA5 LA4 line of common driver ...
Page 49
... PG7 0/1 0/1 0 TST RE2 RE1 RE0 RE flag set HM17CM4096 Control address function PR0 PR0 PR0 Set gradation palette PR0 * * * 4 PR1 PR1 PR1 Set gradation palette ...
Page 50
... PB7 0/1 0/1 0 TST RE2 RE1 RE0 RE flag set HM17CM4096 Control address function PB0 PB0 PB0 Set gradation palette PB0 * * * 4 PB1 PB1 PB1 Set gradation palette ...
Page 51
... TST RE2 RE1 RE0 RE flag set HM17CM4096 Control address function Common driver scan start set Control of outputs status of CKL CL FLM SON 0CKL CL FLM FR=”L”(default) 1CKL CL FLM FR=”H” PWM variable 16 /fixed 8 gray ...
Page 52
... HM17CM4096 Gradation palette control Setting register register address 00h PR03 PR02 PR01 PR00 01h * * * 02h PR13 PR12 PR11 PR10 03h * * * 04h PR23 PR22 PR21 PR20 05h * * * ...
Page 53
... HM17CM4096 Gradation palette control Setting register register address 02h PG03 PG02 PG01 PG00 03h * * * 04h PG13 PG12 PG11 PG10 05h * * * 06h PG23 PG22 PG21 PG20 07h * * * ...
Page 54
... DD 2 LCD V OUT V REG V 2.1 REF -30 port. port. should be used within the limit. EE < V < V < V < V < LCD OUT V . REF EE HM17CM4096 RATINGS UNIT -0.3 ~ +4.0 V -0.3 ~ +4.0 V -0.3 ~ +20.0 V -0.3 ~ +20.0 V -0.3 ~ +20 0.3 V LCD -0 0 -45 ~ +125 C TYP MAX UNIT REMARK 3.3 V 3.3 V 3.3 V 18 0.9 ...
Page 55
... 0.95 (between OUT SS = 2.5V = 2.5V 7x boosting = 3.0V = 3.0V 6x boosting = 3.0V5 x boosting = 3.0V 5x boosting = 3. boosting = 3.0V 4x boosting (0 2.4~3.3V 0.98 (V REF = 0 0.97 (N=2~7) boosting -100 -100 -30 -30 HM17CM4096 = 0V +1.7~+3.3V -30~+ TYP MAX UNIT PORT 0. 0 0 763 ...
Page 56
... F, CA =0.1 F, DCON=“1”, AMPON=“1”, NLIN=”0” out=13.5 , bias = 1/5~1/10, electric volume is “1111111” EE =0.1 F, DCON=“0”, AMPON=“1” D12 D34 HM17CM4096 ~COM , COMI , COMI ports LCD non-selection state and no load “ ...
Page 57
... DS8 5 DH8 MIN. CONDITION 0 AH8 0 AS8 160 DS8 5 DH8 MIN. CONDITION 0 AH8 0 AS8 180 DS8 10 DH8 and 80%. DD HM17CM4096 t AH8 t WRHW8 t DH8 (V =2.5 3.3V, Ta=-30 + MAX. UNIT PORT =2.2 2.5V, Ta=-30 + MAX. UNIT PORT ...
Page 58
... MIN. CONDITION 0 AH8 0 AS8 180 MIN. CONDITION 0 AH8 0 AS8 250 120 120 and 80%. DD HM17CM4096 t AH8 t WRHR8 t RDH8 t CYC8 (V =2.5 3.3V, Ta=-30 + MAX. UNIT PORT =2.2 2.5V, Ta=-30 + MAX ...
Page 59
... DS6 5 DH6 MIN. CONDITION 0 AH6 0 AS6 160 DS6 5 DH6 MIN. CONDITION 0 AH6 0 AS6 180 DS6 10 DH6 and 80%. DD HM17CM4096 t AH6 t ELW6 t DH6 (V =2.5 3.3V, Ta=-30 + MAX. UNIT PORT =2.2 2.5V, Ta=-30 + MAX. UNIT PORT ...
Page 60
... MIN. CONDITION 0 AH6 0 AS6 180 MIN. CONDITION 0 AH6 0 AS6 250 120 120 and 80%. DD HM17CM4096 t AH6 t ELR6 t RDH6 (V =2.5 3.3V, Ta=-30 + MAX. UNIT PORT =2.2 2.5V, Ta=-30 + MAX. UNIT ...
Page 61
... CONDITION t 80 CYCS t 35 SHW t 35 SLW t 35 ASS t 35 AHS t 35 DSS t 35 DHS t 35 CSS t 35 CSH and 80%. DD HM17CM4096 t CSH t AHS t t DSS DHS (V =2.5 3.3V, Ta=-30 + MAX. UNIT PORT ns ns SCL SDA =2.2 2.5V, Ta=-30 + MAX ...
Page 62
... All timing reference is 20% and 80 CLLW t CLHW t DFLM t DM MIN. CONDITION 0 C =15pF MIN. CONDITION 0 C =15pF and 80%. DD HM17CM4096 t DFLM (V =2.4 3.3V, Ta=-30 + MAX. UNIT PORT 500 ns FLM 500 =1.7 2.4V, Ta=-30 + MAX. UNIT PORT 1000 ns FLM 1000 ...
Page 63
... MON=”0”,PWM=”1” 3 applicable under BW display , MON=”1” t CKLW t CKHW MIN. MAX. CONDITION 0.525 0.800 0.525 0.800 2.45 3.55 2.45 3.55 16.9 24.4 16.9 24.4 and 80%. DD HM17CM4096 (V =1.7 3.3V, Ta=-30 + UNIT PORT s OSC OSC OSC ...
Page 64
... Reset time RES “L” pulse width notice) All timing reference is 20% and 80 resetting MIN. CONDITION 10.0 RW MIN. CONDITION 10.0 RW and 80%. DD HM17CM4096 t R Reset completion (V =2.4 3.3V, Ta=-30 + MAX. UNIT PORT 1.0 s RES s (V =1.7 2.4V, Ta=-30 + MAX. UNIT PORT 1.5 s ...
Page 65
... RES RES Reset input Decoder VMA RD(E) R/W WR(R/W) RES RES Reset input Decoder PORT SDA 1 PORT SCL 2 RES RES Reset input HM17CM4096 1. 1. 1. ...
Page 66
... Input control signal (0V) SS CONDITION MIN =0V, V =3. port : CS, RS, RD, WR, SEL68 P/S, RES Input signal port : FLM, LP, FR, CLK Input signal Output control signal Output signal port : Input signal V (0V) SS Output control signal Output signal HM17CM4096 TYP MAX UNIT ...
Page 67
... V (0V 127 127 127 162 HM17CM4096 2 output control signal 2 output control signal 4 (0V) <precautions> The details of this specification was written sincerely, but it is not a letter of guarantee of legal. Especially, the application circuit is just for reference. This specification do not guarantee that we did not use others patent or intellectural property ...