HM17CM4096 ETC2 [List of Unclassifed Manufacturers], HM17CM4096 Datasheet - Page 35

• Manufacturer Part Number: HM17CM4096
• Description: 128XRGBX162 OUTPUT LCD DRIVER IC with built-in RAM
• Manufacturer: ETC2 [List of Unclassifed Manufacturers]

(13) DISPLAY TIMMING GENERATOR
(14) SIGNAL GENERATION OF DISPLAY LINE COUNTER, DISPLAY DATA LATCH CIRCUIT.
(15) GENERATION OF THE ALTERNATED SIGNAL(FR), SYNCHRONOUS SIGNAL(FLM).
(16) DISPLAY DATA LATCH CIRCUIT
internal operation by inputting the original oscillating clock CK or by the oscillating circuit.
(CL). Synchronized with the display clock, the line addresses of Display RAM are generated and
384-bit display data are latched to display-data latching circuit and then output to the LCD drive
circuit (SEG output port).
MPU can access it with no relationship with the read-out operation of the display data.
(CL).
state ( inverse FR signal level per 1 frame ). But by setting up data (n-1) on n-line inversion register
and “1” on n-line alternated command (NLIN), n-line inverse waveform can be generated.
common period.
by controlling data in this latch. And no data within display RAM changes.
The display-timing generator makes a timing clock and timing pulses (CL, FLM, FR and CLK) for
The latch signal from line counter clock to display data latch circuit is generated from display clock
Read-out of the display data to the LCD drive circuit is completely independent of MPU side and so
The alternated signal (FR) and synchronous signal (FLM) are generated from the display clock
This circuit latches the display data from display RAM to LCD driver circuit temporarily per every
The FLM generates alternated drive waveform to the LCD drive circuit per frame at normal
Normal / reverse display, display ON/OFF, and display all on command are done
HM17CM4096
- 35 -