AX88796LF ASIX Electronics, AX88796LF Datasheet - Page 49

• Manufacturer Part Number: AX88796LF
• Description: 3-in-1 Local CPU Bus Fast Rthernet Controller
• Manufacturer: ASIX Electronics

30.15 (Test10TX)
30.14 (RxPLLEn)
30.13 (JAB_DIS)
30.12:7 (UNUSED)
30.6 (LITF_ENH)
30.5 (HBT_EN)
30.4 (ELL_EN)
30.3 (APF_EN)
30.2 (RESERVED)
30.1 (SERIAL _SEL)
30.0 (ENA_NO_LP)
5.2.16 MR30 –Device-Specific Register 3 (10Mbps Control) Bit Descriptions
FIELD
AX88796 L
TYPE
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
When high and 10Base-T is powered up, a continuous 10 MHz signal
(1111) will be transmitted. This is only meant for testing. Default 0.
When high, all 10Base-T logic will be powered up when the link is up.
Otherwise, portions of the logic will be powered down when no data is being
received to conserve power. Default is 0.
Jabber Disable. When this bit is 1, disables the jabber function of the
10Base-T receive. Default is 0.
Unused. Read as 0.
Enhanced Link Integrity Test Function. When high, function is enabled.
This is ORed with the LITF_ENH input. Default is 0.
Heartbeat Enable. When this bit is a 1, the heartbeat function will be
enabled. Valid in 10Mbits/s mode only.
Extended Line Length Enable. When this bit is a 1, the receive squelch
levels are reduced from a nominal 435 mV to 350 mV, allowing reception of
signals with a lower amplitude. Valid in 10Mbits/s mode only.
Autopolarity Function Disable. When this bit is a 0 and the PHY is in 10
Mbits/s mode, the autopolarity function will determine if the TP link is
wired with a polarity reversal.
If there is a polarity reversal, the PHY will assert the APS bit (register 28, bit
6) and correct the polarity reversal. If this bit is a 1 and the device is in 10
Mbits/s mode, the reversal will not be corrected.
Reserved.
Serial Select. When this bit is set to a 1, 10Mbits/s serial mode will be
selected. When the PHY is in 100Mbits/s mode, this bit will be ignored.
No Link Pulse Mode. Setting this bit to a 1 will allow 10Mbits/s operation
with link pulses disabled. If the PHY is configured for 100Mbits/s operation,
setting this bit will not affect operation.
3-in-1 Local Bus Fast Ethernet Controller
49
DESCRIPTION
ASIX ELECTRONICS CORPORATION