MX29LAA641D MCNIX [Macronix International], MX29LAA641D Datasheet

no-image

MX29LAA641D

Manufacturer Part Number
MX29LAA641D
Description
64M-BIT [4M x 16/8M x 8] CMOS EQUAL SECTOR
Manufacturer
MCNIX [Macronix International]
Datasheet
FEATURES
GENERAL FEATURES
• 8M Bytes/4M Words switchable
• 128 Equal Sectors with 64K Bytes (32K words) each
• Single Power Supply Operation
• Latch-up protected to 100mA from -1.0V to 1.5 x Vcc
• Low Vcc write inhibit is equal to or less than VLKO
• Compatible with JEDEC standard
PERFORMANCE
• High Performance
• Low Power Consumption
• 100,000 erase/program cycles (typical)
• 10 years data retention
SOFTWARE FEATURES
• Support Common Flash Interface (CFI)
• Erase Suspend/ Erase Resume
• Status Reply
HARDWARE FEATURES
• Ready/Busy (RY/BY#) Output
• Hardware Reset (RESET#) Input
• ACC input pin
• WP#/ACC input
SECURITY
• Sector Protection/Chip Unprotect
• Sector Permanent Lock
P/N:PM1289
- Any combination of sectors can be erased with erase suspend/resume function
- 2.7 to 3.6 volt for read, erase, and program operations
- Pinout and software compatible to single power supply Flash
- Access time: 90ns
- Program time: 11us/word
- Erase time: 0.7s/sector, 45s/chip (typical)
- Low active read current: 9mA (typical) at 5MHz
- Low standby current: 5uA(typical)
- Flash device parameters stored on the device and provide the host system to access
- Suspends sector erase operation to read data from or program data to another sector which is not being erased
- Data# polling & Toggle bits provide detection of program and erase operation completion or not
- Provides a hardware method of detecting program and erase operation completion
- Provides a hardware method to reset the internal state machine to read mode
- Provides accelerated program capability
- Write protect (WP#) function allows protection highest or lowest sector, regardless of sector protection settings
- Provides sector protect function to prevent program or erase operation in the protected sector
- Provides chip unprotect function to allow code changes
- Provides temporary sector unprotect function for code changes in previously protected sector
- A unique lock bit feature allows the content to be permanently locked
64M-BIT [4M x 16/8M x 8] CMOS EQUAL SECTOR
1
MX29LA641D H/L
FLASH MEMORY
REV. 1.1, JAN. 06, 2009

Related parts for MX29LAA641D

MX29LAA641D Summary of contents

Page 1

FEATURES GENERAL FEATURES • 8M Bytes/4M Words switchable • 128 Equal Sectors with 64K Bytes (32K words) each - Any combination of sectors can be erased with erase suspend/resume function • Single Power Supply Operation - 2.7 to 3.6 volt ...

Page 2

Macronix sales for specific information regarding this permanent lock feature) • Secured Silicon Sector - Provides a 128-word area for code or data that can be permanently protected - Once this sector is protected prohibited to ...

Page 3

PIN CONFIGURATION Please contact Macronix sales for specific information regarding 64-ball BGA (10x13mm) package pin configuration. PIN DESCRIPTION SYMBOL PIN NAME A0~A21/A-1 Address Input/LSB addr (Byte Mode) Q0~Q15 16 Data Inputs/Outputs CE0~CE2 Chip Enable Input (CEx) WE# Write Enable Input ...

Page 4

Chip Enable Truth Table DEVICE CE0 CE1 Enabled VIL VIL Disabled VIL VIH Enabled VIL VIL Enabled VIL VIH Disabled VIH VIL Disabled VIH VIH Enabled VIH VIL Disabled VIH VIH Note: For Single-chip applications, CE2 and CE1 can be ...

Page 5

BLOCK DIAGRAM VCC GND CEx CONTROL OE# INPUT WE# LOGIC RESET# WP# ACC ADDRESS LATCH A0-A21 AND BUFFER Q0-Q15 V I/O P/N:PM1289 MX29LA641D H/L PROGRAM/ERASE HIGH VOLTAGE FLASH ARRAY ARRAY SOURCE HV Y-PASS GATE PGM SENSE DATA AMPLIFIER HV PROGRAM ...

Page 6

Table 1. BLOCK STRUCTURE MX29LA641D SECTOR ARCHITECTURE Sector Size Sector Kbytes Kwords 64 32 SA0 64 32 SA1 64 32 SA2 64 32 SA3 64 32 SA4 64 32 SA5 64 32 SA6 64 32 SA7 64 32 SA8 64 ...

Page 7

Sector Size Sector Kbytes Kwords 64 32 SA38 64 32 SA39 64 32 SA40 64 32 SA41 64 32 SA42 64 32 SA43 64 32 SA44 64 32 SA45 64 32 SA46 64 32 SA47 64 32 SA48 64 32 ...

Page 8

Sector Size Sector Kbytes Kwords 64 32 SA78 64 32 SA79 64 32 SA80 64 32 SA81 64 32 SA82 64 32 SA83 64 32 SA84 64 32 SA85 64 32 SA86 64 32 SA87 64 32 SA88 64 32 ...

Page 9

Sector Size Sector Kbytes Kwords 64 32 SA118 64 32 SA119 64 32 SA120 64 32 SA121 64 32 SA122 64 32 SA123 64 32 SA124 64 32 SA125 64 32 SA126 64 32 SA127 P/N:PM1289 MX29LA641D H/L Sector Address ...

Page 10

BUS OPERATION Table 2-1. BUS OPERATION Mode Select RESET# Device Reset L Standby Mode Vcc±0.3V disable Output Disable H enable Read Mode H enable Write (Program/Erase) H enable Accelerate Program H enable Temporary Sector Vhv Unprotect Sector Protect Vhv enable ...

Page 11

Table 2-2. BUS OPERATION Control Input Description CEx OE# WE# A15 A10 Sector Lock enable L Status Verification Read Indicator Bit(Q7) enable L For Security Sector Read Manufacturer ID enable L Read Device ID--- 1st cycle 2nd cycle enable L ...

Page 12

WRITE COMMANDS/COMMAND SEQUENCES To write a command to the device, system must drive WE# and CEx to Vil, and OE# to Vih command cycle, all address are latched at the later falling edge of CEx and WE#, and ...

Page 13

RESET# OPERATION Driving RESET# pin low for a period more than Trp will reset the device back to read mode. If the device is in program or erase operation, the reset operation will take at most a period of Tready ...

Page 14

WRITE PROTECT (WP#) This Write Protect function provides a hardware protection method to protect all sectors without using Vhv. By driving the WP#/ACC pin Low, the device disable program and erase function in all sectors. If the WP#/ACC is held ...

Page 15

Customer Lockable: Security Sector NOT Programmed or Protected at the Factory When the security feature is not required, the security region can act as an extra memory space. Security silicon sector can also be protected by two methods. Note that ...

Page 16

POWER-UP WRITE INHIBIT When WE#, CEx is held at Vil and OE# is held at Vih during power up, the device ignores the first command on the rising edge of WE#. POWER SUPPLY DECOUPLING A 0.1uF capacitor should be connected ...

Page 17

SOFTWARE COMMAND DEFINITIONS Table 3 indicates all valid command sequences. Please note that if you give wrong address and data, or write them by wrong command sequence, the device will be reset into read mode. While WE# or CEx goes ...

Page 18

Notes: Device ID ID1 Word Byte Interface MX29LA641DH 227E 7E MX29LA641DL 227E 7E P/N:PM1289 MX29LA641D H/L ID2 ID3 Word Byte Word Byte 2213 13 2201 01 2213 13 2200 00 18 REV. 1.1, JAN. 06, 2009 ...

Page 19

RESET In the following situations, executing reset command will reset device back to read array mode: • Among erase command sequence (before the full command set is completed) • Sector erase time-out period • Erase fail (while Q5 is high) ...

Page 20

AUTOMATIC PROGRAMMING The MX29LA641D H/L can provide the user program function by the form of Byte-Mode or Word-Mode. As long as the users enter the right cycle defined in the Table.3 (including 2 unlock cycles and A0H), any data user ...

Page 21

CHIP ERASE Chip Erase is to erase all the data with "1" and "0" as all "1". It needs 6 cycles to write the action in, and the first two cycles are "unlock" cycles, the third one is a configuration ...

Page 22

SECTOR ERASE SUSPEND During sector erasure, sector erase suspend is the only valid command. If user issue erase suspend command in the time-out period of sector erasure, device time-out period will be over immediately and the device will go back ...

Page 23

QUERY COMMAND AND COMMON FLASH INTERFACE (CFI) MODE MX29LA641D H/L features CFI mode. Host system can retrieve the operating characteristics, structure and vendor- specified information such as identifying information, memory size, byte/word configuration, operating voltages and timing information of this ...

Page 24

Table 4-3. CFI Mode: Device Geometry Data Values Description Device size = number of bytes Flash device interface description (02=asynchronous x8/x16) Maximum number of bytes in buffer write = 2 Number of erase regions within device Index ...

Page 25

Table 4-4. CFI Mode: Primary Vendor-Specific Extended Query Data Values Description Query - Primary extended table, unique ASCII string, PRI Major version number, ASCII Minor version number, ASCII Unlock recognizes address (0= recognize, 1= don't recognize) Erase suspend (2= to ...

Page 26

ABSOLUTE MAXIMUM STRESS RATINGS Surrounding Temperature with Bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 27

DC CHARACTERISTICS Symbol Description Iilk Input Leak Iilk9 A9 Leak Iolk Output Leak Icr1 Read Current(5MHz) Icr2 Read Current(1MHz) Icw Write Current Isb Standby Current Isbr Reset Current Isbs Sleep Mode Current Icp1 Accelerated Pgm Current, WP#/Acc pin(Word/Byte) Icp2 Accelerated ...

Page 28

SWITCHING TEST CIRCUITS Vcc TESTED DEVICE 0.1uF Test Condition Output Load : 1 TTL gate Output Load Capacitance,CL : 30pF Rise/Fall Times : 5ns In/Out reference levels :1.5V Input Pulse level : 0.0 ~ 3.0V SWITCHING TEST WAVEFORMS 3.0V 0.0V ...

Page 29

AC CHARACTERISTICS Symbol Description Taa Valid data output after address Tce Valid data output after CEx low Toe Valid data output after OE# low Tdf Data output floating after OE# high Toh Output hold time from the earliest rising edge ...

Page 30

Figure 1. COMMAND WRITE OPERATION CEx Disable Enable Tcs Vih WE# Vil Toes OE# Vih Vil Vih Addresses Vil Tas Vih Data Vil P/N:PM1289 MX29LA641D H/L Tcwc Tch Twp Twph VA Tah Tdh Tds DIN VA: Valid Address 30 REV. ...

Page 31

READ/RESET OPERATION Figure 2. READ TIMING WAVEFORMS Disable CEx Enable Vih WE# Vil Vih OE# Vil Vih Addresses Vil HIGH Z Voh Outputs Vol P/N:PM1289 MX29LA641D H/L Tce Toeh Toe Toh Taa Trc ADD Valid DATA Valid 31 Tdf HIGH ...

Page 32

AC CHARACTERISTICS Item Description Trp1 RESET# Pulse Width (During Automatic Algorithms) Trp2 RESET# Pulse Width (NOT During Automatic Algorithms) Trh RESET# High Time Before Read Trb1 RY/BY# Recovery Time (to CE#, OE# go low) Trb2 RY/BY# Recovery Time (to WE# ...

Page 33

ERASE/PROGRAM OPERATION Figure 4. AUTOMATIC CHIP ERASE TIMING WAVEFORM Disable CEx Enable WE# Tcs Tghwl OE# Last 2 Erase Command Cycle Twc 2AAh Address Data RY/BY# SA: 555h for chip erase P/N:PM1289 MX29LA641D H/L Tch Twhwh2 Twp Twph Read Status ...

Page 34

Figure 5. AUTOMATIC CHIP ERASE ALGORITHM FLOWCHART P/N:PM1289 MX29LA641D H/L START Write Data AAH Address 555H Write Data 55H Address 2AAH Write Data 80H Address 555H Write Data AAH Address 555H Write Data 55H Address 2AAH Write Data 10H Address ...

Page 35

Figure 6. AUTOMATIC SECTOR ERASE TIMING WAVEFORM Disable CEx Enable Tch Twp WE# Twph Tcs Tghwl OE# Last 2 Erase Command Cycle Twc 2AAh Address Tds Tdh 55h Data RY/BY# P/N:PM1289 MX29LA641D H/L Tbal Tas Sector Sector Sector Address 0 ...

Page 36

Figure 7. AUTOMATIC SECTOR ERASE ALGORITHM FLOWCHART P/N:PM1289 MX29LA641D H/L START Write Data AAH Address 555H Write Data 55H Address 2AAH Write Data 80H Address 555H Write Data AAH Address 555H Write Data 55H Address 2AAH Write Data 30H Sector ...

Page 37

Figure 8. ERASE SUSPEND/RESUME FLOWCHART P/N:PM1289 MX29LA641D H/L START Write Data B0H ERASE SUSPEND NO Toggle Bit checking Q6 not toggled YES Read Array or Program Reading or NO Programming End YES Write Data 30H ERASE RESUME Continue Erase Another ...

Page 38

Figure 9. SECURED SILICON SECTOR PROTECTED ALGORITHMS FLOWCHART Device Failed P/N:PM1289 MX29LA641D H/L START Enter Secured Silicon Sector Wait 1us First Wait Cycle Data=60h Second Wait Cycle Data=60h A6=0, A1=1, A0=0 Wait 300us No Data = 01h ? Yes Write ...

Page 39

Figure 10. AUTOMATIC PROGRAM TIMING WAVEFORMS Disable CEx Enable Twp WE# Tcs Tghwl OE# Last 2 Program Command Cycle 555h Address Data RY/BY# Figure 11. Accelerated Program Timing Diagram (9.5V ~ 10.5V) Vhv WP#/ACC Vil or Vih 250nS P/N:PM1289 MX29LA641D ...

Page 40

Figure 12. AUTOMATIC PROGRAMMING ALGORITHM FLOWCHART next address P/N:PM1289 MX29LA641D H/L START Write Data AAH Address 555H Write Data 55H Address 2AAH Write Data A0H Address 555H Write Program Data/Address Data# Polling Algorithm or Toggle Bit Algorithm No Read Again ...

Page 41

Figure 13. CEx CONTROLLED WRITE TIMING WAVEFORM WE# Disable CEx Enable Tghwl OE# 555h Address Data RY/BY# P/N:PM1289 MX29LA641D H/L Twhwh1 or Twhwh2 Tcep Tceph Tah Tas PA Tds Tdh A0h PD Tbusy Status DOUT REV. 1.1, ...

Page 42

SECTOR PROTECT/CHIP UNPROTECT Figure 14. SECTOR PROTECT/CHIP UNPROTECT WAVEFORM (RESET# Control) 1us Disable CEx Enable WE# OE# Data 60h SA, A6 A1, A0 Vhv Vih RESET# P/N:PM1289 MX29LA641D H/L 150uS: Sector Protect 15mS: Chip Unprotect Verification 60h 40h VA VA ...

Page 43

Figure 15-1. IN-SYSTEM SECTOR PROTECT WITH RESET#=Vhv Retry Count +1 No Retry Count=25? Yes Device fail P/N:PM1289 MX29LA641D H/L START Retry count=0 RESET#=Vhv Wait 1us Temporary Unprotect Mode No First CMD=60h? Yes Set Up Sector Address Write Sector Address with ...

Page 44

Figure 15-2. CHIP UNPROTECT ALGORITHMS WITH RESET#=Vhv Retry Count +1 Retry Count=1000? Device fail P/N:PM1289 MX29LA641D H/L START Retry count=0 RESET#=Vhv Wait 1us Temporary Unprotect No First CMD=60h? Yes No All sectors protected? Yes Write [A6,A1,A0]:[1,1,0] data: 60h Wait 15ms ...

Page 45

AC CHARACTERISTICS Parameter Description Tvlht Voltage transition time Twpp1 Write pulse width for sector protect Twpp2 Write pulse width for chip unprotect Toesp OE# setup time to WE# active Figure 16. SECTOR PROTECT TIMING WAVEFORM (A9, OE# Control ...

Page 46

Figure 17. SECTOR PROTECTION ALGORITHM (A9, OE# Control) No PLSCNT=32? Yes Device Failed P/N:PM1289 MX29LA641D H/L START Set Up Sector Addr PLSCNT=1 OE#=Vhv, A9=Vhv, CEx=Vil A6=Vil Activate WE# Pulse Time Out 150us Set WE#=Vih, CEx=OE#=Vil A9 should remain Vhv Read ...

Page 47

Figure 18. CHIP UNPROTECT TIMING WAVEFORM (A9, OE# Control) A1 10V 3V A9 Tvlht A6 10V 3V OE# Tvlht WE# Toesp Disable CEx Enable Data P/N:PM1289 MX29LA641D H/L Verify Tvlht Twpp2 Toe 47 00H F0H REV. 1.1, JAN. 06, 2009 ...

Page 48

Figure 19. CHIP UNPROTECT FLOWCHART (A9, OE# Control) Increment Sector Addr * It is recommended before unprotect whole chip, all sectors should be protected in advance. P/N:PM1289 MX29LA641D H/L START Protect All Sectors PLSCNT=1 Set OE#=A9=Vhv CEx=Vil, A6=1 Activate WE# ...

Page 49

AC CHARACTERISTICS Parameter Alt Description Trpvhh Tvidr RESET# Rise Time to Vhv and Vhv Fall Time to RESET# Tvhhwl Trsp RESET# Vhv to WE# Low Figure 20. TEMPORARY SECTOR UNPROTECT WAVEFORMS Disable CEx Enable WE# RY/BY# Vhv 10V RESET# 0 ...

Page 50

Figure 21. TEMPORARY SECTOR UNPROTECT FLOWCHART Notes: 1. Temporary unprotect all protected sectors Vhv=9.5~10.5V. 2. After leaving temporary unprotect mode, the previously protected sectors are again protected. P/N:PM1289 MX29LA641D H/L Start Apply Reset# pin Vhv Volt Enter Program or Erase ...

Page 51

Figure 22. SILICON ID READ TIMING WAVEFORM VCC 3V Vhv ADD Vih A9 Vil Vih ADD A0 Vil Taa Vih A1 Vil Vih A2 Vil Vih ADD Vil Disable CEx Enable Tce Vih WE# Vil Toe Vih OE# Vil Vih ...

Page 52

WRITE OPERATION STATUS Figure 23. DATA# POLLING TIMING WAVEFORMS (DURING AUTOMATIC ALGORITHMS) Tce Disable CEx Enable Tch WE# Toe OE# Toeh Trc Address Taa Q7 Q0-Q6 Tbusy RY/BY# P/N:PM1289 MX29LA641D H/L Tdf VA Toh Status Data Complement True Status Data ...

Page 53

Figure 24. DATA# POLLING ALGORITHM Notes: 1. For programming, valid address means program address. For erasing, valid address means erase sectors address should be rechecked even Q5="1" because Q7 may change simultaneously with Q5. P/N:PM1289 MX29LA641D H/L Start ...

Page 54

Figure 25. TOGGLE BIT TIMING WAVEFORMS (DURING AUTOMATIC ALGORITHMS) Tce Disable CEx Enable Tch WE# Toe OE# Toeh Trc Address VA Taa Q6/Q2 Tbusy RY/BY Valid Address P/N:PM1289 MX29LA641D H/L Tdf VA Toh Valid Status Valid Status Valid ...

Page 55

Figure 26. TOGGLE BIT ALGORITHM NO Note: 1. Read toggle bit twice to determine whether or not it is toggling. 2. Recheck toggle bit because it may stop toggling as Q5 changes to "1". P/N:PM1289 MX29LA641D H/L Start Read Q7-Q0 ...

Page 56

Figure 27. Q6 versus Q2 Enter Embedded Erase Erasing Suspend Erase Erase Suspend WE NOTES: The system can use OE# or CEx to toggle Q2/Q6, Q2 toggles only when read at an address within an erase-suspended P/N:PM1289 MX29LA641D ...

Page 57

RECOMMENDED OPERATING CONDITIONS At Device Power-Up AC timing illustrated in Figure A is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly. Vcc(min) ...

Page 58

ERASE AND PROGRAMMING PERFORMANCE PARAMETER Sector Erase Time Chip Erase Time Word Programming Time Byte Programming Time Accelerated Byte/Word Program Time Chip Programming Time Byte mode Word mode Erase/Program Cycles Notes: 1. Typical program and erase times assume the following ...

Page 59

ORDERING INFORMATION Please contact Macronix sales for specific information regarding 64-ball BGA (10x13mm) ordering information. P/N:PM1289 MX29LA641D H/L 59 REV. 1.1, JAN. 06, 2009 ...

Page 60

PART NAME DESCRIPTION Please contact Macronix sales for specific information regarding 64-ball BGA (10x13mm) part name description. P/N:PM1289 MX29LA641D H/L 60 REV. 1.1, JAN. 06, 2009 ...

Page 61

PACKAGE INFORMATION P/N:PM1289 MX29LA641D H/L 61 REV. 1.1, JAN. 06, 2009 ...

Page 62

REVISION HISTORY Revision No. Description 1.0 1. Format changed 2. Corrected WP# function description 3. Revised Sector Erase Time 4. Changed Vhv spec as 9.5V~10.5V 5. Removed "Advanced Information" 6. Revised GENERAL DESCRIPTION 7. Revised AUTOMATIC SELECT OPERATION 8. Revised ...

Page 63

Macronix's products are not designed, manufactured, or intended for use for any high risk applications in which the failure of a single component could cause death, personal injury, severe physical damage, or other substantial harm to persons or property, such ...

Related keywords