IP113ALF-DS-R01 ETC2 [List of Unclassifed Manufacturers], IP113ALF-DS-R01 Datasheet

no-image

IP113ALF-DS-R01

Manufacturer Part Number
IP113ALF-DS-R01
Description
10 /100Base-Tx/Fx Media Converter
Manufacturer
ETC2 [List of Unclassifed Manufacturers]
Datasheet
Features
Copyright © 2004, IC Plus Corp.
A 10/100BASE-TX/ 100BASE-FX converter
Built in a 10/100BASE-TX transceiver
Built in a PHY for 100BASE-FX
Built in a 2-port switch
Built in 128Kb RAM for data buffer
Supports auto MDI-MDIX function
Supports link fault pass through function
Supports far end fault function
LED display for link/activity, full/half, 10/100
Built in a watchdog timer to monitor internal
switch error
Supports EEPROM Configuration
0.25u CMOS technology
Single 2.5V power supply
48-pin LQFP package
Support Lead Free package (Please refer to
the Order Information)
Pass all packets without address and
CRC check (optional)
Supports modified cut-through frame
forwarding for low latency
Supports pure converter mode data
forwarding for extreme low latency
Supports flow control for full and half
duplex operation
Bandwidth control
Forward 1600 bytes packet for
management
Optional forward fragments
10 /100Base-Tx/Fx Media Converter
1/22
General Description
IP113A LF
100BASE-FX converter. It consists of a 2-port
switch controller, a fast Ethernet transceiver and a
PHY for 100BASE-FX. The transceivers in IP113A
LF are designed in DSP approach with advance
0.25-um technology; this results in high noise
immunity and robust performance.
IP113A LF not only supports store and forward
mode, it also supports modified cut through mode
and pure converter mode for low latency data
forwarding. IP113A LF can transmit packet(s) up
to 1600 bytes to meet requirement of extra long
packets.
IP113A LF supports IEEE802.3x, collision base
backpressure, and various LED functions, etc.
These functions can be configured to fit the
different requirements by feeding operation
parameters via EEPROM interface or pull
up/down resistors on specified pins.
can
be
Preliminary Data Sheet
a
10/100BASE-TX
IP113A LF-DS-R08
IP113A LF
April 9, 2007
to

Related parts for IP113ALF-DS-R01

IP113ALF-DS-R01 Summary of contents

Page 1

Media Converter Features A 10/100BASE-TX/ 100BASE-FX converter Built in a 10/100BASE-TX transceiver Built in a PHY for 100BASE-FX Built in a 2-port switch – Pass all packets without address and CRC check (optional) – Supports modified cut-through frame ...

Page 2

Block Diagram RXIP 10/100M TX RXIM PHY TXOP TXOM EEPROM SCL I/F SDA Revision History Revision # IP113A LF-DS-R01 Initial release. IP113A LF-DS-R02 Remove Operation Junction Temperature. IP113A LF-DS-R03 TP port should be linked at 100M full duplex when working ...

Page 3

Application Diagram Applications Un-managed converter Copyright ...

Page 4

PIN Diagram 48 47 AVCC 1 BGRES GND 5 RXIP 6 RXIM 7 AVCC TXOP 8 9 TXOM 10 GND 11 AVCC Copyright © 2004, IC Plus Corp ...

Page 5

PIN Description Type I Input pin O Output pin IPL Input pin with internal pull-low resistor. IPH Input pin with internal pull-high resistor. Pin no. Label Transceiver 5, 6 RXIP, RXIM 8, 9 TXOP, TXOM 2 BGRES 18 FXSD ...

Page 6

PIN Description (continued) Pin no. Label LED pins 31 LED_TP_LINK 33 LED_TP_SPD 32 LED_TP_FDX 36 LED_FX_LINK 37 LED_FX_FDX 38 LED_FX_SD 30 LED_FX_FEF_DET Note: The output of LED pin is logic low when the LED is on. Copyright © 2004, ...

Page 7

PIN Description (continued) Pin no. Label MC operation mode 29 X_EN 24 TP_FORCE 38 SPEED_MODE 30 DUPLEX_MODE 36 FX_FULL Copyright © 2004, IC Plus Corp. Type Description O/IPH IEEE 802.3X enable on TP port and fiber port 1: enable ...

Page 8

PIN Description (continued) Pin no. Label MC operation mode Copyright © 2004, IC Plus Corp. Type Description 8/22 IP113A LF Preliminary Data Sheet April 9, 2007 IP113A LF-DS-R08 ...

Page 9

PIN Description (continued) Pin no. Label MC operation mode 21 LFP 22, DIRECT_WIRE, 23 FAST_FWD Copyright © 2004, IC Plus Corp. Type Description IPL Link fault pass through (LFP) 1: enable Link status of one port is forwarded to ...

Page 10

PIN Description (continued) Pin no. Label EEPROM interface 45, 46 SDA, SCL 37, 12, 46 A[2:0] Pin no. Label Misc. 28 RESETB 41, 40 OSCI, X2 26, 27 TSM, TSE Pin no. Label Power 1,7,11 AVCC 19,39,44 VCC 34 ...

Page 11

Functional Description Data forwarding IP113A LF supports three types of data forwarding mode, store & forward mode, modified cut-through mode and pure converter mode. It can forward a frame despite of its address and CRC error. IP113A LF begins ...

Page 12

TP port force mode The TP port of IP113A LF can work at auto mode or force mode. The following table shows all of the combination of its TP port. {TP_FORCE, IP113A LF’s link result SPEED_MODE, IP113A LF’s capability DUPLEX_MODE} ...

Page 13

Link fault pass through When link fault pass through function is enabled, link status on TX port will inform the FX port of the same device and vice versa. From the link fault pass through procedure illustrates in the figure ...

Page 14

FX port disconnected remote UTP Switch1 LED LED_TP_LINK1 LED_FX_LINK1 SW1 Link LED on LED_TP_LINK1 LED_FX_LINK1 LED_FX_LINK2 LED_TP_LINK2 SW1 Off Off LED diagnostic functions for fault indication LED_TP_LINK LED_FX_LINK On On Flash Flash Off Off Off Off Off Off Note Flash: ...

Page 15

EEPROM – store the initial value IP113A LF supports two ways to load initial value of MII registers. The procedure is illustrated as below. 1. IP113A LF reads the default setting of MII register from pins 2. IP113A LF updates ...

Page 16

Auto MDI_MDIX IP113A LF supports auto MDI-MDIX always enabled. The following is its application circuit for auto MDI-MDIX. RXIP RXIM IP113A LF 50Ω 50Ω 0.1u GND IP113A LF's application circuit (auto MDI-MDIX on) Copyright © 2004, IC Plus ...

Page 17

EEPROM registers Type Description R/W Read/Write SC Self-Clearing RO Read Only The default value is “1” and it depends Pin(1) on the setting of its corresponding pin. ROM NAME EEPROM enable register 0 0[7:0] ROM NAME EEPROM enable register 1 ...

Page 18

EEPROM registers (continued) ROM NAME Switch configuration register 1 2.0 reserved 2.1 direct_wire 2.2 fast_fwd 2.3 mg pass fragment 2.4 mg col16 drop 2.5 mg_col_backoff _en 2.6 reserved 2.7 p01_mg_backpress_en 3.0 reserved ...

Page 19

ROM NAME Switch configuration register 2 4[7:0] p01_mg_port_page_no 5[7:0] p02_mg_port_page_no Note: p01_mg_port_page_no adds p02_mg_port_page_no must be equal to 240. Copyright © 2004, IC Plus Corp. R/W DESCRIPTION -- TP port allocated memory pages The default is 120 pages with 64 ...

Page 20

EEPROM registers (continued) ROM NAME Local MC extended register 6.0 reserved 6.1 reserved 6.2 p01_mg_auto_neg_en 6.3 p01_mg_speed_mode 6.4 p01_mg_duplex_mode 6.5 p01_mg_flow_ctrl_en 6.6 reserved 6.7 p02_mg_flow_ctrl_en 7.0 p02_mg_duplex_mode 7.1 reserved 7.2 reserved 7[4:3] p01_mg_throttle_confg 7[6:5] p01_mg_throttle_confg 7.7 mg_link_pass_en Copyright © 2004, ...

Page 21

Signal Requirements Absolute Maximum Rating Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Functional performance and device reliability are not guaranteed under these conditions. All voltages are specified with respect to GND. ...

Page 22

Package Detail SEATING PLANE Notes: 1. DIMENSION D & NOT INCLUDE MOLD FLASH OR PROTRUSION. 2. DIMENSION b DOES NOT INCLUDE DAMBAR ...

Related keywords