NB100ELT23LDR2 ON Semiconductor, NB100ELT23LDR2 Datasheet
NB100ELT23LDR2
Specifications of NB100ELT23LDR2
Available stocks
Related parts for NB100ELT23LDR2
NB100ELT23LDR2 Summary of contents
Page 1
NB100ELT23L 3.3V Dual Differential LVPECL/LVDS to LVTTL Translator The NB100ELT23L is a dual differential LVPECL/LVDS to LVTTL translator. Because LVPECL (Positive ECL) or LVDS levels are used, only +3.3 V and ground are required. The small outline 8-lead package and the ...
Page 2
LVPECL LVTTL Figure 1. 8−Lead Pinout (Top View) and Logic Diagram Table 2. ATTRIBUTES Characteristics Internal Input Pulldown Resistor Internal Input Pullup Resistor ESD Protection Moisture Sensitivity, Indefinite Time Out of Drypack ...
Page 3
Table 3. MAXIMUM RATINGS Symbol Parameter V Power Supply CC V Input Voltage I I Output Current out T Operating Temperature Range A T Storage Temperature Range stg Thermal Resistance (Junction−to−Ambient Thermal Resistance (Junction−to−Case Thermal ...
Page 4
Table 5. TTL DC CHARACTERISTICS Symbol Characteristic V Output HIGH Voltage OH V Output LOW Voltage OL I Output Short Circuit Current OS NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test ...
Page 5
... ORDERING INFORMATION Device NB100ELT23LD NB100ELT23LDG NB100ELT23LDR2 NB100ELT23LDR2G NB100ELT23LDT NB100ELT23LDTG NB100ELT23LDTR2 NB100ELT23LDTR2G NB100ELT23LMNR4 NB100ELT23LMNR4G †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. Resource Reference of Application Notes AN1405/D AN1406/D ...
Page 6
... G C SEATING PLANE −Z− 0.25 (0.010 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS SOIC−8 NB CASE 751−07 ISSUE 0.10 (0.004 SOLDERING FOOTPRINT* 1 ...
Page 7
K 8x REF 0.10 (0.004) 0.15 (0.006 L −U− PIN 1 IDENT 0.15 (0.006 −V− C 0.10 (0.004) D −T− G SEATING PLANE PACKAGE DIMENSIONS TSSOP−8 ...
Page 8
... Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...