74AC74SC_Q Fairchild Semiconductor, 74AC74SC_Q Datasheet - Page 11

no-image

74AC74SC_Q

Manufacturer Part Number
74AC74SC_Q
Description
Flip Flops Dl D-Type Flip-Flop
Manufacturer
Fairchild Semiconductor
Datasheet

Specifications of 74AC74SC_Q

Product Category
Flip Flops
Number Of Circuits
2
Logic Family
74AC
Logic Type
D-Type Flip-Flop
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
SOIC-14
Minimum Operating Temperature
- 40 C
Number Of Input Lines
4
Number Of Output Lines
2
©1988 Fairchild Semiconductor Corporation
74AC74, 74ACT74 Rev. 1.6.1
Physical Dimensions
Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner
without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or
obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions,
specifically the warranty therein, which covers Fairchild products.
Always visit Fairchild Semiconductor’s online packaging area for the most recent package drawings:
http://www.fairchildsemi.com/packaging/
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH,
A. CONFORMS TO JEDEC REGISTRATION MO-153,
B. DIMENSIONS ARE IN MILLIMETERS
E. LANDPATTERN STANDARD: SOP65P640X110-14M
D. DIMENSIONING AND TOLERANCES PER ANSI
F. DRAWING FILE NAME: MTC14REV6
AND TIE BAR EXTRUSIONS
VARIATION AB, REF NOTE 6
Y14.5M, 1982
Figure 3. 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
0.43 TYP
(Continued)
11
0.65
R0.09 min
0.45
1.65
1.00
R0.09min
12.00°
TOP & BOTTOM
6.10
www.fairchildsemi.com

Related parts for 74AC74SC_Q