74AC02PC_Q Fairchild Semiconductor, 74AC02PC_Q Datasheet

no-image

74AC02PC_Q

Manufacturer Part Number
74AC02PC_Q
Description
Logic Gates Qd 2-Input NOR Gate
Manufacturer
Fairchild Semiconductor
Datasheet

Specifications of 74AC02PC_Q

Product
NOR
Logic Family
74AC
Number Of Gates
4
Number Of Lines (input / Output)
2 / 1
High Level Output Current
- 24 mA
Low Level Output Current
24 mA
Propagation Delay Time
7.5 ns, 6.5 ns
Supply Voltage - Max
6 V
Supply Voltage - Min
2 V
Maximum Operating Temperature
+ 85 C
Mounting Style
Through Hole
Package / Case
PDIP-14
Minimum Operating Temperature
- 40 C
Number Of Input Lines
2
Number Of Output Lines
1
© 1999 Fairchild Semiconductor Corporation
74AC02•74ACT02
Quad 2-Input NOR Gate
General Description
The AC02/ACT02 contains four, 2-input NOR gates.
Ordering Codes:
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. (PC not available in Tape and Reel.)
Logic Symbol
Pin Descriptions
FACT
Order Number
74AC02SC
74AC02SJ
74AC02MTC
74AC02PC
74ACT02SC
74ACT02MTC
74ACT02PC
is a trademark of Fairchild Semiconductor Corporation.
Package Number
MTC14
MTC14
IEEE/IEC
M14A
M14D
M14A
N14A
N14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow Body
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow Body
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide
A
O
DS009912
Pin Names
n
n
, B
n
Inputs
Outputs
Features
Connection Diagram
Description
I
Outputs source/sink 24 mA
ACT02 has TTL-compatible inputs
CC
reduced by 50% on 74AC02 only
Package Description
November 1988
Revised November 1999
www.fairchildsemi.com

Related parts for 74AC02PC_Q

74AC02PC_Q Summary of contents

Page 1

... Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering code. (PC not available in Tape and Reel.) Logic Symbol IEEE/IEC Pin Descriptions FACT is a trademark of Fairchild Semiconductor Corporation. © 1999 Fairchild Semiconductor Corporation Features I reduced by 50% on 74AC02 only ...

Page 2

Absolute Maximum Ratings Supply Voltage ( Input Diode Current ( 0. 0. Input Voltage ( Output Diode Current ( ...

Page 3

DC Electrical Characteristics for ACT V Symbol Parameter V Minimum HIGH Level 4.5 IH Input Voltage V Maximum LOW Level 4.5 IL Input Voltage V Minimum HIGH Level 4.5 OH Output Voltage V Maximum LOW Level OL Output Voltage I ...

Page 4

Physical Dimensions inches (millimeters) unless otherwise noted 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150” Narrow Body www.fairchildsemi.com Package Number M14A 4 ...

Page 5

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M14D 5 www.fairchildsemi.com ...

Page 6

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Thin Shrink Small Outline Package (TSSOP) JEDEC MO-153, 4.4mm Wide www.fairchildsemi.com Package Number MTC14 6 ...

Page 7

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300” Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...

Related keywords