71V2556S133PFG

Manufacturer Part Number71V2556S133PFG
DescriptionSRAM
ManufacturerIDT
71V2556S133PFG datasheet
 


Specifications of 71V2556S133PFG

Product CategorySRAMRohsyes
Part # AliasesIDT71V2556S133PFG  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
Page 1/23

Download datasheet (344Kb)Embed
Next
Features
◆ ◆ ◆ ◆ ◆
128K x 36 memory configurations
◆ ◆ ◆ ◆ ◆
Supports high performance system speed - 166 MHz
(3.5 ns Clock-to-Data Access)
◆ ◆ ◆ ◆ ◆
TM
ZBT
Feature - No dead cycles between write and read
cycles
◆ ◆ ◆ ◆ ◆
Internally synchronized output buffer enable eliminates the
need to control OE
◆ ◆ ◆ ◆ ◆
Single R/W (READ/WRITE) control pin
◆ ◆ ◆ ◆ ◆
Positive clock-edge triggered address, data, and control
signal registers for fully pipelined applications
◆ ◆ ◆ ◆ ◆
4-word burst capability (interleaved or linear)
◆ ◆ ◆ ◆ ◆
Individual byte write (BW
- BW
) control (May tie active)
1
4
◆ ◆ ◆ ◆ ◆
Three chip enables for simple depth expansion
◆ ◆ ◆ ◆ ◆
3.3V power supply (±5%), 2.5V I/O Supply (V
◆ ◆ ◆ ◆ ◆
Optional - Boundary Scan JTAG Interface (IEEE 1149.1
complaint)
◆ ◆ ◆ ◆ ◆
Packaged in a JEDEC standard 100-pin plastic thin quad
flatpack (TQFP) and 119 ball grid array (BGA)
Description
The IDT71V2556 is a 3.3V high-speed 4,718,592-bit (4.5 Megabit)
synchronous SRAM. It is designed to eliminate dead bus cycles when
turning the bus around between reads and writes, or writes and reads.
Thus, they have been given the name ZBT
Pin Description Summary
A
A -
d A
r d
s e
I s
p n
s t u
0
6 1
C
E
, E
C
h C
p i
E
a n
l b
s e
,
C
E
1
2
2
O
E
O
u
p t
t u
n E
b a
e l
/ R W
R
a e
/ d
r W
e t i
i S
n g
l a
C
E
N
C
o l
k c
n E
b a
e l
B
W
, W
B
, W
B
, W
B
I
d n
i v i
u d
l a
y B
e t
r W
e t i
1
2
3
4
C
K L
C
o l
k c
D L
A
D
/ V
A
v d
n a
e c
u b
t s r
d a
r d
B L
O
L
n i
a e
/ r
n I
e t
e l r
v a
d e
T
M
S
e T
t s
M
o
e d
e S
e l
t c
T
I D
e T
t s
D
t a
I a
p n
t u
C T
K
e T
t s
C
o l
k c
D T
O
e T
t s
a D
a t
O
u
p t
t u
T
R
S
T
J
A T
G
R
s e
t e
O (
i t p
n o
Z Z
S
e l
p e
M
o
e d
I
O /
I -
O /
I ,
O /
I -
O /
a D
a t
n I
u p
/ t
O
u
p t
t u
0
1 3
1 P
4 P
V
,
V
o C
e r
o P
e w
I , r
O /
o P
D
D
D
D
Q
V
r G
u o
d n
S
S
©2011 Integrated Device Technology, Inc.
128K x 36
3.3V Synchronous ZBT™ SRAMs
2.5V I/O, Burst Counter
Pipelined Outputs
Address and control signals are applied to the SRAM during one clock
cycle, and two cycles later the associated data cycle occurs, be it read
or write.
The IDT71V2556 contains data I/O, address and control signal
registers. Output enable is the only asynchronous signal and can be used
to disable the outputs at any given time.
A Clock Enable (CEN) pin allows operation of the IDT71V2556 to be
suspended as long as necessary. All synchronous inputs are ignored
when (CEN) is high and the internal device registers will hold their previous
values.
There are three chip enable pins (CE
to deselect the device when desired. If any one of these three are not
asserted when ADV/LD is low, no new memory operation can be initiated.
However, any pending data transfers (reads or writes) will be completed.
The data bus will tri-state two cycles after chip is deselected or a write is
DDQ)
initiated.
The IDT71V2556 has an on-chip burst counter. In the burst mode, the
IDT71V2556 can provide four cycles of data for a single address
presented to the SRAM. The order of the burst sequence is defined by the
LBO input pin. The LBO pin selects between linear and interleaved burst
sequence. The ADV/LD signal is used to load a new external address
(ADV/LD = LOW) or increment the internal burst counter (ADV/LD =
HIGH).
The IDT71V2556 SRAMs utilize IDT's latest high-performance CMOS
process and are packaged in a JEDEC standard 14mm x 20mm 100-pin
, or Zero Bus Turnaround.
TM
thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA).
e S
e l
s t c
s e
/ s
o L
d a
e n
w
a
d d
e r
s s
u B
t s r
O
d r
r e
) l a
w
r e
1
IDT71V2556S/XS
IDT71V2556SA/XSA
, CE
, CE
) that allow the user
1
2
2
I
p n
t u
S
n y
h c
o r
o n
s u
I
p n
t u
S
n y
h c
o r
o n
s u
I
p n
t u
s A
n y
h c
o r
o n
s u
I
p n
t u
S
n y
h c
o r
o n
s u
I
p n
t u
S
n y
h c
o r
o n
s u
I
p n
t u
S
n y
h c
o r
o n
s u
I
p n
t u
N
A /
I
p n
t u
S
n y
h c
o r
o n
s u
I
p n
t u
S
a t
c i t
I
p n
t u
S
n y
h c
o r
o n
s u
I
p n
t u
S
n y
h c
o r
o n
s u
I
p n
t u
N
A /
O
u
p t
t u
S
n y
h c
o r
o n
s u
I
p n
t u
s A
n y
h c
o r
o n
s u
I
p n
t u
S
n y
h c
o r
o n
s u
I
O /
S
n y
h c
o r
o n
s u
u S
p p
y l
S
a t
c i t
u S
p p
y l
S
a t
c i t
APRIL 2011
8 4
5 7
l b t
1 0
DSC-4875/12

71V2556S133PFG Summary of contents

  • Page 1

    ... Output enable is the only asynchronous signal and can be used to disable the outputs at any given time. A Clock Enable (CEN) pin allows operation of the IDT71V2556 to be suspended as long as necessary. All synchronous inputs are ignored when (CEN) is high and the internal device registers will hold their previous values ...

  • Page 2

    ... IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs with 2.5V I/O, Burst Counter, and Pipelined Outputs (1) Pin Definitions ...

  • Page 3

    ... NOTES (min.) = –1.0V for pulse width less than (max.) = +6.0V for pulse width less than Address D Q Control D Q Control Logic Clk Gate JTAG TDO (SA Version ...

  • Page 4

    ... IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs with 2.5V I/O, Burst Counter, and Pipelined Outputs Recommended Operating Temperature and Supply Voltage ° ° ...

  • Page 5

    ... IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs with 2.5V I/O, Burst Counter, and Pipelined Outputs Absolute Maximum Ratings ...

  • Page 6

    ... IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs with 2.5V I/O, Burst Counter, and Pipelined Outputs Pin Configuration — 128K x 36, 119 BGA DDQ I/O 16 I/O P3 I/O I I/O DDQ 19 G I/O 20 I/O 21 I/O I DDQ DD K I/O 24 I/O 26 I/O I ...

  • Page 7

    ... IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs with 2.5V I/O, Burst Counter, and Pipelined Outputs Synchronous Truth Table ...

  • Page 8

    ... IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs with 2.5V I/O, Burst Counter, and Pipelined Outputs Interleaved Burst Sequence Table ...

  • Page 9

    ... IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs with 2.5V I/O, Burst Counter, and Pipelined Outputs Device Operation - Showing Mixed Load, Burst, Deselect and NOOP Cycles / ...

  • Page 10

    ... IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs with 2.5V I/O, Burst Counter, and Pipelined Outputs Burst Read Operation / ...

  • Page 11

    ... IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs with 2.5V I/O, Burst Counter, and Pipelined Outputs Read Operation with Clock Enable Used / ...

  • Page 12

    ... IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs with 2.5V I/O, Burst Counter, and Pipelined Outputs Read Operation with Chip Enable Used / ...

  • Page 13

    ... IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs with 2.5V I/O, Burst Counter, and Pipelined Outputs DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ...

  • Page 14

    ... IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs with 2.5V I/O, Burst Counter, and Pipelined Outputs AC Electrical Characteristics (V = 3.3V±5%, Commercial and Industrial Temperature Ranges ...

  • Page 15

    ... IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs with 2.5V I/O, Burst Counter, and Pipelined Outputs Timing Waveform of Read Cycle Commercial and Industrial Temperature Ranges (1,2,3,4) 6.42 15 ...

  • Page 16

    ... IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs with 2.5V I/O, Burst Counter, and Pipelined Outputs Timing Waveform of Write Cycles Commercial and Industrial Temperature Ranges (1,2,3,4,5) 6.42 16 ...

  • Page 17

    ... IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs with 2.5V I/O, Burst Counter, and Pipelined Outputs Timing Waveform of Combined Read and Write Cycles Commercial and Industrial Temperature Ranges (1,2,3) 6.42 17 ...

  • Page 18

    ... IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs with 2.5V I/O, Burst Counter, and Pipelined Outputs Timing Waveform of CEN Operation Commercial and Industrial Temperature Ranges (1,2,3,4) 6.42 18 ...

  • Page 19

    ... IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs with 2.5V I/O, Burst Counter, and Pipelined Outputs Timing Waveform of CS Operation Commercial and Industrial Temperature Ranges (1,2,3,4) 6.42 19 ...

  • Page 20

    ... IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs with 2.5V I/O, Burst Counter, and Pipelined Outputs JTAG Interface Specification (SA Version only JCL TCK (1) Device Inputs / TDI/TMS (2) Device Outputs / TDO ( 3) TRST t JRST NOTES: 1. Device inputs = All device inputs except TDI, TMS and TRST. 2. Device outputs = All device outputs except TDO. ...

  • Page 21

    ... IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs with 2.5V I/O, Burst Counter, and Pipelined Outputs JTAG Identification Register Definitions (SA Version only ...

  • Page 22

    ... IDT71V2556, 128K x 36, 3.3V Synchronous ZBT™ SRAMs with 2.5V I/O, Burst Counter, and Pipelined Outputs Timing Waveform of OE Operation OE DATA OUT NOTE read operation is assumed progress. Ordering Information XX XXXX Device Power Speed Package Type (1) t OHZ Process/ Temperature Range ...

  • Page 23

    ... Silver Creek Valley Rd San Jose, CA 95138 The IDT logo is a registered trademark of Integrated Device Technology, Inc. ZBT and ZeroBus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola Inc. Commercial and Industrial Temperature Ranges ...