M28W320CB90N6 NUMONYX, M28W320CB90N6 Datasheet
M28W320CB90N6
Specifications of M28W320CB90N6
Available stocks
Related parts for M28W320CB90N6
M28W320CB90N6 Summary of contents
Page 1
... ELECTRONIC SIGNATURE – Manufacturer Code: 20h – Top Device Code, M28W320CT: 88BAh – Bottom Device Code, M28W320CB: 88BBh May 2002 M28W320CT M28W320CB 32 Mbit (2Mb x16, Boot Block) 3V Supply Flash Memory Figure 1. Packages BGA µBGA47 (GB) 6.39 x 10.5mm FBGA TFBGA47 (ZB) 6.39 x 10.5mm TSOP48 (N) ...
Page 2
... SUMMARY DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Figure 2. Logic Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Table 1. Signal Names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Figure 3. TSOP Connections Figure 5. TFBGA Connections (Top view through package Figure 6. Block Addresses Figure 7. Security Block and Protection Register Memory Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 SIGNAL DESCRIPTIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Address Inputs (A0-A20 Data Input/Output (DQ0-DQ15 Chip Enable (E Output Enable (G Write Enable (W) ...
Page 3
Table 3. Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 4
M28W320CT, M28W320CB Figure 14. TSOP48 - 48 lead Plastic Thin Small Outline 20mm, Package Outline . . . . . . . . 30 Table 19. TSOP48 - 48 lead Plastic Thin Small Outline 20mm, Package ...
Page 5
... The command set required to control the memory is consistent with JEDEC standards. The memory is offered in TSOP48 (10 X 20mm), µGBA47 (6.39 x 10.5mm, 0.75mm pitch) and TFBGA47 (6.39 x 10.5mm, 0.75mm pitch) packag- es and is supplied with all the bits erased (set to ’ ...
Page 6
M28W320CT, M28W320CB Figure 3. TSOP Connections 6/53 A15 1 48 A14 A13 A12 A11 A10 A20 M28W320CT M28W320CB A19 A18 A17 ...
Page 7
Figure 4. µBGA Connections (Top view through package A13 B A14 C A15 D A16 E V DDQ A11 A10 W RP A18 A12 A9 A20 DQ11 ...
Page 8
M28W320CT, M28W320CB Figure 5. TFBGA Connections (Top view through package A13 B A14 A15 C D A16 DQ14 E V DDQ DQ15 8/ A11 A10 W RP ...
Page 9
... KWords 1F0000 00FFFF 32 KWords 008000 007FFF 32 KWords 000000 Note: Also see Appendix A, Tables 25 and 26 for a full listing of the Block Addresses. Figure 7. Security Block and Protection Register Memory Map SECURITY BLOCK Parameter Block # 0 M28W320CB Bottom Boot Block Addresses 1FFFFF 32 KWords 1F8000 1F7FFF ...
Page 10
... Register and Protection Register Lock). Reset (RP). The Reset input provides a hard- ware reset of the memory. When Reset the memory is in reset mode: the outputs are high impedance and the current consumption is mini- mized. After Reset all blocks are in the Locked 10/53 state ...
Page 11
... Disable, Standby, Automatic Standby and Re- set. See Table 2, Bus Operations, for a summary. Typically glitches of less than 5ns on Chip Enable or Write Enable are ignored by the memory and do not affect bus operations. Read. Read Bus operations are used to output the contents of the Memory Array, the Electronic Signature, the Status Register and the Common Flash Interface ...
Page 12
... M28W320CT, M28W320CB COMMAND INTERFACE All Bus Write operations to the memory are inter- preted by the Command Interface. Commands consist of one or more sequential Bus Write oper- ations. An internal Program/Erase Controller han- dles all timings and verifies the correct execution of the Program and Erase commands. The Pro- ...
Page 13
... Program- ming aborts if Reset goes to V cannot be guaranteed when the program opera- tion is aborted, the block containing the memory location must be erased and reprogrammed. See Appendix C, Figure 22, Double Word Pro- gram Flowchart and Pseudo Code, for the flow- chart for using the Double Word Program command ...
Page 14
M28W320CT, M28W320CB Register and/or the Security Block is not revers- ible. The Protection Register Program cannot be sus- pended. Block Lock Command The Block Lock command is used to lock a block and prevent Program or Erase operations from changing ...
Page 15
... Table 3. Commands No. of Commands Cycles Read Memory Array 1+ Read Status Register 1+ Read Electronic Signature 1+ Read CFI Query 1+ Erase 2 Program 2 (3) 3 Double Word Program Clear Status Register 1 Program/Erase Suspend 1 Program/Erase Resume 1 Block Lock 2 Block Unlock 2 Block Lock-Down 2 Protection Register 2 Program Note Don't Care. ...
Page 16
M28W320CT, M28W320CB Table 5. Read Block Lock Signature Block Status E G Locked Block Unlocked Block IL IL Locked-Down Block Note Locked-Down Block can be locked "DQ0 = ...
Page 17
BLOCK LOCKING The M28W320C features an instant, individual block locking scheme that allows any block to be locked or unlocked with no latency. This locking scheme has three levels of protection. Lock/Unlock - this first level allows software- only control ...
Page 18
M28W320CT, M28W320CB Table 8. Block Lock Status Item Block Lock Configuration Block is Unlocked Block is Locked Block is Locked-Down Table 9. Protection Status Current (1) Protection Status (WP, DQ1, DQ0) Program/Erase Current State Allowed 1,0,0 yes (2) no 1,0,1 ...
Page 19
... When the Erase Suspend Status bit is High (set to ‘1’), a Program/Erase Suspend command has been issued and the memory is waiting for a Pro- gram/Erase Resume command. The Erase Suspend Status should only be consid- ered valid when the Program/Erase Controller Sta- tus bit is High (Program/Erase Controller inactive). Bit 7 is set within 30µ ...
Page 20
... Controller Status bit is High (Program/ Erase Controller inactive). Bit 2 is set within 5µs of the Program/Erase Suspend command being is- sued therefore the memory may still complete the operation rather than entering the Suspend mode. When a Program/Erase Resume command is is- sued the Program Suspend Status bit returns Low. ...
Page 21
MAXIMUM RATING Stressing the device above the rating listed in the Absolute Maximum Ratings table may cause per- manent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above ...
Page 22
M28W320CT, M28W320CB DC AND AC PARAMETERS This section summarizes the operating and mea- surement conditions, and the DC and AC charac- teristics of the device. The parameters in the DC and AC characteristics Tables that follow, are de- rived from ...
Page 23
Table 14. DC Characteristics Symbol Parameter I Input Leakage Current LI I Output Leakage Current LO I Supply Current (Read) DD Supply Current (Stand- DD1 Automatic Stand-by) Supply Current I DD2 (Reset) I Supply Current (Program) DD3 I ...
Page 24
M28W320CT, M28W320CB Figure 10. Read AC Waveforms A0-A20 E G DQ0-DQ15 ADDR. VALID CHIP ENABLE Table 15. Read AC Characteristics Symbol Alt t t Address Valid to Next Address Valid AVAV Address Valid to Output Valid AVQV ...
Page 25
Figure 11. Write AC Waveforms, Write Enable Controlled M28W320CT, M28W320CB 25/53 ...
Page 26
M28W320CT, M28W320CB Table 16. Write AC Characteristics, Write Enable Controlled Symbol Alt t t Write Cycle Time AVAV Address Valid to Write Enable High AVWH Data Valid to Write Enable High DVWH DS t ...
Page 27
Figure 12. Write AC Waveforms, Chip Enable Controlled M28W320CT, M28W320CB 27/53 ...
Page 28
M28W320CT, M28W320CB Table 17. Write AC Characteristics, Chip Enable Controlled Symbol Alt t t Write Cycle Time AVAV Address Valid to Chip Enable High AVEH Data Valid to Chip Enable High DVEH DS t ...
Page 29
Figure 13. Power-Up and Reset AC Waveforms tVDHPH VDD, VDDQ Table 18. Power-Up and Reset AC Characteristics Symbol Parameter t PHWL Reset High to Write Enable Low, Chip t PHEL Enable Low, Output Enable Low t ...
Page 30
M28W320CT, M28W320CB PACKAGE MECHANICAL Figure 14. TSOP48 - 48 lead Plastic Thin Small Outline 20mm, Package Outline 1 N/2 TSOP-a Note: Drawing is not to scale. Table 19. TSOP48 - 48 lead Plastic Thin Small Outline ...
Page 31
Figure 15. µBGA47 6.39x10.5mm - 8x6 ball array, 0.75mm pitch, Bottom View Package Outline BALL "A1" A Note: Drawing is not to scale. Table 20. µBGA47 6.39x10.5mm - 8x6 ball array, 0.75mm pitch, Package Mechanical Data ...
Page 32
M28W320CT, M28W320CB Figure 16. µBGA47 Daisy Chain - Package Connections (Top view through package Figure 17. µBGA47 Daisy Chain - PCB Connections proposal (Top view through package ...
Page 33
Figure 18. TFBGA47 6.39x10.5mm - 8x6 ball array, 0.75mm pitch, Bottom View Package Outline BALL "A1" A Table 21. TFBGA47 6.39x10.5mm - 8x6 ball array, 0.75mm pitch, Package Mechanical Data Symbol Typ ...
Page 34
M28W320CT, M28W320CB Figure 19. TFBGA47 Daisy Chain - Package Connections (Top view through package Figure 20. TFBGA47 Daisy Chain - PCB Connections proposal (Top view through package ...
Page 35
... TFBGA47: 6.39 x 10.5mm, 0.75 mm pitch Option T = Tape & Reel Packing Note:Devices are shipped from the factory with the memory content bits erased to ’1’. For a list of available options (Speed, Package, etc...) or for further information on any aspect of this device, please contact the ST Sales Office nearest to you. ...
Page 36
M28W320CT, M28W320CB REVISION HISTORY Table 24. Document Revision History Date Version February 2000 -01 4/19/00 -02 5/17/00 -03 1/15/01 -04 3/06/00 -05 24-Apr-2001 -06 29-May-2001 -07 02-Jul-2001 -08 31-Oct-2001 -09 16-May-2002 -10 36/53 Revision Details First Issue Daisy Chain part ...
Page 37
APPENDIX A. BLOCK ADDRESS TABLES Table 25. Top Boot Block Addresses, M28W320CT Size # Address Range (KWord 1FF000-1FFFFF 1 4 1FE000-1FEFFF 2 4 1FD000-1FDFFF 3 4 1FC000-1FCFFF 4 4 1FB000-1FBFFF 5 4 1FA000-1FAFFF 6 4 1F9000-1F9FFF 7 4 ...
Page 38
M28W320CT, M28W320CB Table 26. Bottom Boot Block Addresses, M28W320CB Size # Address Range (KWord 1F8000-1FFFFF 69 32 1F0000-1F7FFF 68 32 1E8000-1EFFFF 67 32 1E0000-1E7FFF 66 32 1D8000-1DFFFF 65 32 1D0000-1D7FFF 64 32 1C8000-1CFFFF 63 32 1C0000-1C7FFF 62 32 ...
Page 39
... Note: Query data are always presented on the lowest order data outputs (DQ7-DQ0) only. DQ8-DQ15 are ‘0’. M28W320CT, M28W320CB structure is read from the memory. Tables 27, 28, 29, 30, 31 and 32 show the addresses used to re- trieve the data. The CFI data structure also contains a security area where a 64 bit unique security number is writ- ten (see Table 32, Security Code area) ...
Page 40
M28W320CT, M28W320CB Table 29. CFI Query System Interface Information Offset Data V Logic Supply Minimum Program/Erase or Write voltage DD 1Bh 0027h V Logic Supply Maximum Program/Erase or Write voltage DD 1Ch 0036h V [Programming] Supply Minimum Program/Erase voltage PP ...
Page 41
Table 30. Device Geometry Definition Offset Word Data Mode 27h 0016h Device Size = 2 28h 0001h Flash Device Interface Code description 29h 0000h 2Ah 0002h Maximum number of bytes in multi-byte program or page = 2 2Bh 0000h Number ...
Page 42
M28W320CT, M28W320CB Table 31. Primary Algorithm-Specific Extended Query Table Offset Data ( 35h (P+0)h = 35h 0050h (P+1)h = 36h 0052h Primary Algorithm extended Query table unique ASCII string “PRI” (P+2)h = 37h 0049h (P+3)h = 38h 0031h ...
Page 43
Note: 1. See Table 28, offset 15 for P pointer definition. Table 32. Security Code Area Offset Data 80h 00XX Protection Register Lock 81h XXXX 82h XXXX 64 bits: unique device number 83h XXXX 84h XXXX 85h XXXX 86h XXXX ...
Page 44
... If an error is found, the Status Register must be cleared before further Program/Erase Controller operations. 44/53 program_command (addressToProgram, dataToProgram) {: writeToFlash (any_address, 0x40) ; /*or writeToFlash (any_address, 0x10 writeToFlash (addressToProgram, dataToProgram) ; /*Memory enters read status state after the Program Command status_register=readFlash (any_address must be toggled*/ } while (status_register.b7 Invalid if (status_register ...
Page 45
... If an error is found, the Status Register must be cleared before further Program/Erase operations. 3. Address 1 and Address 2 must be consecutive addresses differing only for bit A0. double_word_program_command (addressToProgram1, dataToProgram1, { writeToFlash (any_address, 0x30) ; writeToFlash (addressToProgram1, dataToProgram1) ; writeToFlash (addressToProgram2, dataToProgram2) ; /*Memory enters read status state after the Program command status_register=readFlash (any_address must be toggled*/ } while (status_register.b7 Invalid if (status_register ...
Page 46
M28W320CT, M28W320CB Figure 23. Program Suspend & Resume Flowchart and Pseudo Code Start Write B0h Write 70h Read Status Register YES YES Write FFh Read data from another address Write D0h Program Continues 46/53 ...
Page 47
... End Note error is found, the Status Register must be cleared before further Program/Erase operations. erase_command ( blockToErase ) { writeToFlash (any_address, 0x20) ; writeToFlash (blockToErase, 0xD0 only A12-A20 are significannt */ /* Memory enters read status state after the Erase Command */ do { status_register=readFlash (any_address must be toggled*/ } while (status_register.b7 Invalid if (status_register ...
Page 48
M28W320CT, M28W320CB Figure 25. Erase Suspend & Resume Flowchart and Pseudo Code Start Write B0h Write 70h Read Status Register YES YES Write FFh Read data from another block or Program/Protection Program or Block ...
Page 49
Figure 26. Locking Operations Flowchart and Pseudo Code Start Write 60h Write 01h, D0h or 2Fh Write 90h Read Block Lock States Locking change confirmed? YES Write FFh End locking_operation_command (address, lock_operation) { writeToFlash (any_address, 0x60) ; /*configuration setup*/ if ...
Page 50
... Note: 1. Status check of b1 (Protected Block sequence error is found, the Status Register must be cleared before further Program/Erase Controller operations. 50/53 protection_register_program_command (addressToProgram, dataToProgram) {: writeToFlash (any_address, 0xC0) ; writeToFlash (addressToProgram, dataToProgram) ; /*Memory enters read status state after the Program Command status_register=readFlash (any_address must be toggled*/ } while (status_register.b7 Invalid if (status_register ...
Page 51
APPENDIX D. COMMAND INTERFACE AND PROGRAM/ERASE CONTROLLER STATE Table 33. Write State Machine Current/Next, sheet Data Current SR Read When State bit 7 Array Read (FFh) Read Array “1” Array Read Array Prog.Setup Read “1” Status Read ...
Page 52
M28W320CT, M28W320CB Table 34. Write State Machine Current/Next, sheet Current State Read Elect.Sg. (90h) Read Array Read Elect.Sg. Read CFI Query Read Status Read Elect.Sg. Read CFI Query Read Elect.Sg. Read Elect.Sg. Read CFI Query Read CFI ...
Page 53
Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. ...