CY62256NLL-70PXC Cypress Semiconductor Corp, CY62256NLL-70PXC Datasheet

IC SRAM 256KBIT 70NS 28DIP

CY62256NLL-70PXC

Manufacturer Part Number
CY62256NLL-70PXC
Description
IC SRAM 256KBIT 70NS 28DIP
Manufacturer
Cypress Semiconductor Corp
Type
Asynchronousr
Datasheet

Specifications of CY62256NLL-70PXC

Memory Size
256K (32K x 8)
Package / Case
28-DIP (0.600", 15.24mm)
Format - Memory
RAM
Memory Type
SRAM
Speed
70ns
Interface
Parallel
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
0°C ~ 70°C
Access Time
70 ns
Supply Voltage (max)
5.5 V
Supply Voltage (min)
4.5 V
Maximum Operating Current
50 mA
Maximum Operating Temperature
+ 70 C
Minimum Operating Temperature
0 C
Mounting Style
Through Hole
Number Of Ports
1
Operating Supply Voltage
5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
428-2037-5
CY62256NLL-70PXC

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY62256NLL-70PXC
Manufacturer:
CYPRESS
Quantity:
1 500
Part Number:
CY62256NLL-70PXC
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Features
Cypress Semiconductor Corporation
Document #: 001-06511 Rev. *B
Note
1. For best practice recommendations, do refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com
Temperature Ranges
High Speed: 55 ns
Voltage Range: 4.5V to 5.5V Operation
Low Active Power
Low Standby Power (LL version)
Easy Memory Expansion with CE and OE Features
TTL-Compatible Inputs and Outputs
Automatic Power Down when Deselected
CMOS for Optimum Speed and Power
Available in Pb-free and Non Pb-free 28-Pin (600-mil) PDIP,
28-Pin (300-mil) Narrow SOIC, 28-Pin TSOP-I, and 28-Pin
Reverse TSOP-I Packages
Logic Block Diagram
Commercial: 0°C to 70°C
Industrial: –40°C to 85°C
Automotive-A: –40°C to 85°C
Automotive-E: –40°C to 125°C
275 mW (max)
82.5 μW (max)
CE
WE
OE
A
A
A
A
A
A
A
A
A
10
9
8
7
6
5
4
3
2
198 Champion Court
INPUTBUFFER
32K x 8
DECODER
COLUMN
ARRA Y
POWER
DOWN
Functional Description
The CY62256N
organized as 32K words by 8 bits. Easy memory expansion is
provided by an active LOW chip enable (CE) and active LOW
output enable (OE) and tristate drivers. This device has an
automatic power down feature, reducing the power consumption
by 99.9 percent when deselected.
An active LOW write enable signal (WE) controls the
writing/reading operation of the memory. When CE and WE
inputs are both LOW, data on the eight data input/output pins
(I/O
by the address present on the address pins (A
Reading the device is accomplished by selecting the device and
enabling the outputs, CE and OE active LOW, while WE remains
inactive or HIGH. Under these conditions, the contents of the
location addressed by the information on address pins are
present on the eight data input/output pins.
The input/output pins remain in a high impedance state unless
the chip is selected, outputs are enabled, and write enable (WE)
is HIGH.
0
through I/O
256K (32K x 8) Static RAM
San Jose
[1]
7
) is written into the memory location addressed
is a high performance CMOS static RAM
,
CA 95134-1709
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
0
1
2
3
4
5
6
7
Revised June 03, 2009
CY62256N
0
408-943-2600
through A
14
).
[+] Feedback

Related parts for CY62256NLL-70PXC

CY62256NLL-70PXC Summary of contents

Page 1

... Note 1. For best practice recommendations, do refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com Cypress Semiconductor Corporation Document #: 001-06511 Rev. *B 256K (32K x 8) Static RAM Functional Description The CY62256N organized as 32K words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and active LOW output enable (OE) and tristate drivers ...

Page 2

... Product Portfolio Product Min CY62256NL Commercial / 4.5 Industrial CY62256NLL Commercial CY62256NLL Industrial CY62256NLL Automotive-A CY62256NLL Automotive-E Pin Configurations Figure 1. 28-Pin DIP and Narrow SOIC Table 1. Pin Definitions Pin Number Type 1–10, 21, 23–26 Input 11–13, 15–19, Input/Output 27 Input/Control 20 Input/Control 22 Input/Control 14 Ground ...

Page 3

Maximum Ratings Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature ................................. –65°C to +150°C Ambient Temperature with Power Applied ............................................. -55°C to +125°C Supply Voltage to Ground Potential (Pin ...

Page 4

Thermal Resistance [5] Parameter Description Θ Thermal Resistance JA (Junction to Ambient) Θ Thermal Resistance JC (Junction to Case) R1 1800Ω OUTPUT OUTPUT R2 100 pF 990Ω INCLUDING INCLUDING JIG AND SCOPE (a) Data Retention Characteristics Parameter Description ...

Page 5

... L 10. The internal Write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a Write and either signal can terminate a Write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the Write. ...

Page 6

Switching Waveforms (continued ACE OE t LZOE HIGH IMPEDANCE DATA OUT t LZCE SUPPLY CURRENT Figure 7. Write Cycle No. 1 (WE Controlled) ADDRESS DATA I/O NOTE t ...

Page 7

Switching Waveforms (continued) Figure 9. Write Cycle No. 3 (WE Controlled, OE LOW) ADDRESS DATA I/O NOTE 17 t HZWE Document #: 001-06511 Rev. *B [11, 16 DATA VALID IN ...

Page 8

Typical DC and AC Characteristics NORMALIZED SUPPLY CURRENT vs. SUPPLY VOLTAGE 1.4 1 1.0 0 25°C A 0.4 0 0.0 4.0 4.5 5.0 5.5 6.0 SUPPLY VOLTAGE (V) NORMALIZED ...

Page 9

Typical DC and AC Characteristics TYPICAL POWER-ON CURRENT vs. SUPPLY VOLTAGE 3.0 2.5 2.0 1.5 1.0 0.5 0.0 0.0 1.0 2.0 3.0 4.0 5.0 SUPPLY VOLTAGE (V) Truth Table Inputs/Outputs High ...

Page 10

... CY62256NL−70SNXC CY62256NLL−70SNC CY62256NLL−70SNXC CY62256NLL−70ZC CY62256NLL−70ZXC CY62256NL–70SNI CY62256NL–70SNXI CY62256NLL−70SNI CY62256NLL−70SNXI CY62256NLL−70ZI CY62256NLL−70ZXI CY62256NLL−70ZRI CY62256NLL−70ZRXI CY62256NLL−70SNXA Do contact your local Cypress sales representative for availability of these parts Document #: 001-06511 Rev. *B ...

Page 11

Package Diagrams Figure 10. 28-Pin (600-Mil) Molded DIP (51-85017) Figure 11. 28-Pin (300-mil) SNC (Narrow Body) (51-85092) Document #: 001-06511 Rev. *B CY62256N 51-85017-*C 51-85092-*B Page [+] Feedback ...

Page 12

Figure 12. 28-Pin TSOP 13.4 mm) (51-85071) Document #: 001-06511 Rev. *B CY62256N 51-85071-*G Page [+] Feedback ...

Page 13

Figure 13. 28-Pin TSOP 13.4 mm) (51-85074) Document #: 001-06511 Rev. *B CY62256N 51-85074-*F Page [+] Feedback ...

Page 14

... Cypress against all charges. Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement ...

Related keywords