CY7C136-55JC Cypress Semiconductor Corp, CY7C136-55JC Datasheet
CY7C136-55JC
Specifications of CY7C136-55JC
Available stocks
Related parts for CY7C136-55JC
CY7C136-55JC Summary of contents
Page 1
... R/W L [2] INT L Notes: 1. CY7C132/CY7C136 (Master): BUSY is open drain output and requires pull-up resistor. CY7C142/CY7C146 (Slave): BUSY is input. 2. Open drain outputs; pull-up resistor required. Cypress Semiconductor Corporation Document #: 38-06031 Rev Dual-Port Static RAM Functional Description The CY7C132/CY7C136/CY7C142 high-speed CMOS dual-port static RAMs. Two ports are provided to permit independent access to any location in memory ...
Page 2
... I I [3] 7C132-25 7C132-30 7C136-25 7C136-30 [3] 7C136-15 7C142-25 7C142-30 7C146-15 7C146-25 7C146- 190 170 170 CY7C132/CY7C136 CY7C142/CY7C146 PQFP Top View 7C136 33 7C146 1415 7C132-35 7C132-45 7C132-55 7C136-35 7C136-45 7C136-55 7C142-35 7C142-45 7C142-55 7C146-35 7C146-45 7C146- 120 120 110 170 170 ...
Page 3
... V – 0. < Mil [8] MAX Test Conditions MHz 5.0V CC and using AC Test Waveforms input levels of GND to 3V. rc CY7C132/CY7C136 CY7C142/CY7C146 Ambient Temperature 0°C to +70°C –40°C to +85–C [4] –55°C to +125°C [3] 7C132-30 7C132-35,45 7C136-25,30 7C136-35,45 [3] 7C142-30 7C142-35,45 7C146-25,30 7C146-35,45 2.4 2 ...
Page 4
... HZCE LZCE are tested with C = 5pF Test Loads. Transition is measured ±500 mV from steady-state voltage. L CY7C132/CY7C136 CY7C142/CY7C146 5V 281 BUSY OR INT 30 pF BUSY Output Load (CY7C132/CY7C136 Only) ALL INPUT PULSES 90% 90% 10% < [5, 10] [3] 7C132-25 7C132-30 7C136-25 7C136-30 7C142-25 7C142-30 7C146-25 7C146-30 Min ...
Page 5
... Document #: 38-06031 Rev. *A [3] 7C136-15 7C146-15 Min. Max [15 [15 [16 Note 17 Note [15] 15 [15] 15 [15] 15 7C132-35 7C136-35 7C142-35 7C146-35 Min. Max. 35 [11 [11] 35 [11 CY7C132/CY7C136 CY7C142/CY7C146 [5, 10] [3] 7C132-25 7C132-30 7C136-25 7C136-30 7C142-25 7C142-30 7C146-25 7C146-30 Min. Max. Min. Max Note 17 Note 17 Note 17 Note ...
Page 6
... CE to INTERRUPT Reset Time EINR t Address to INTERRUPT Reset Time INR Document #: 38-06031 Rev. *A 7C132-35 7C136-35 7C142-35 7C146-35 Min. Max [ [15 [15 [16 Note 17 Note [15] 25 [15] 25 [15] 25 CY7C132/CY7C136 CY7C142/CY7C146 [5, 10] 7C132-45 7C132-55 7C136-45 7C136-55 7C142-45 7C142-55 7C146-45 7C146-55 Min. Max. Min. Max ...
Page 7
... OHA DATA OUT PREVIOUS DA TA VALID Read Cycle No. 2 (Either Port-CE/OE LZOE t LZCE DATA OUT Read Cycle No. 3 (Read with BUSY Master: CY7C132 and CY7C136) ADDRESS R R INR ADDRESS L BUSY L DOUT L Notes: 19. R/W is HIGH for read cycle. 20. Device is continuously selected 21. Address valid prior to or coincident with CE transition LOW. ...
Page 8
... If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in a high-impedance state. Document #: 38-06031 Rev. *A [14, 22 SCE PWE t SD DATA VALID HIGH IMPEDANCE [14, 23 SCE PWE t SD DATA VALID t HZWE HIGH IMPEDANCE allow the data I/O pins to enter high impedance and for data PWE HZWE SD CY7C132/CY7C136 CY7C142/CY7C146 LZWE Page ...
Page 9
... Busy Timing Diagram No. 2 (Address Arbitration) Left Address ValidFirst: ADDRESS ADDRESS MATCH ADDRESS R BUSY R RightAddressValidFirst: ADDRESS ADDRESS MATCH ADDRESS L BUSY L Document #: 38-06031 Rev. *A ADDRESS MATCH BLC ADDRESS MATCH BLC ADDRESS MISMATCH t t BLA BHA ADDRESS MISMATCH t t BLA BHA CY7C132/CY7C136 CY7C142/CY7C146 t BHC t BHC Page ...
Page 10
... INT R Right Side Clears INT : R ADDRESS R INT R Right Side Sets INT : L ADDRESS R INT L Document #: 38-06031 Rev PWE t WC WRITE 7FF t t INS HA t EINS t WINS EINR t WC WRITE 7FE t t INS HA t EINS t WINS CY7C132/CY7C136 CY7C142/CY7C146 READ 7FF t INR t OINR Page ...
Page 11
... AMBIENTTEMPERATURE(°C) TYPICAL ACCESS TIME CHANGE vs. OUTPUT LOADING 30.0 25.0 20.0 15.0 10.0 V =4.5V CC 5.0 T =25° 5.0 0 200 400 600 800 1000 CAPACITANCE (pF) CY7C132/CY7C136 CY7C142/CY7C146 t RC READ 7FE t INR t OINR OUTPUT SOURCE CURRENT vs. OUTPUT VOLTAGE 120 100 =5. =25° 125 0 1 ...
Page 12
... CY7C132-55DMB 15 CY7C136-15JC CY7C136-15NC 25 CY7C136-25JC CY7C136-25NC 30 CY7C136-30JC CY7C136-30NC CY7C136-30JI 35 CY7C136-35JC CY7C136-35NC CY7C136-35JI CY7C136-35LMB 45 CY7C136-45JC CY7C136-45NC CY7C136-45JI CY7C136-45LMB 55 CY7C136-55JC CY7C136-55NC CY7C136-55JI CY7C136-55NI CY7C136-55LMB 30 CY7C142-30PC CY7C142-30PI 35 CY7C142-35PC CY7C142-35PI CY7C142-35DMB 45 CY7C142-45PC CY7C142-45PI CY7C142-45DMB 55 CY7C142-55PC CY7C142-55PI CY7C142-55DMB Shaded areas contain preliminary information. Document #: 38-06031 Rev. *A Package ...
Page 13
... L69 52-Square Leadless Chip Carrier Switching Characteristics (continued) Parameter Subgroups Busy/Interrupt Timing Subgroups 10 10, 11 BUSY TIMING 10 10 10, 11 Note 10, 11 24. CY7C142/CY7C146 only. CY7C132/CY7C136 CY7C142/CY7C146 Operating Commercial Commercial Commercial Industrial Commercial Industrial Military Commercial Industrial Military Commercial Industrial Military Subgroups 10, 11 ...
Page 14
... Package Diagrams Document #: 38-06031 Rev. *A 48-Lead (600-Mil) Sidebraze DIP D26 MIL-STD-1835 D-14 Config. C 52-Lead Plastic Leaded Chip Carrier J69 CY7C132/CY7C136 CY7C142/CY7C146 51-80044-** 51-85004-*A Page ...
Page 15
... Package Diagrams (continued) Document #: 38-06031 Rev. *A 52-Square Leadless Chip Carrier L69 52-Lead Plastic Quad Flatpack N52 CY7C132/CY7C136 CY7C142/CY7C146 51-80054-** 51-85042-** Page ...
Page 16
... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. 48-Lead (600-Mil) Molded DIP P25 CY7C132/CY7C136 CY7C142/CY7C146 51-85020-*A ...
Page 17
... Document History Page Document Title: CY7C132 / CY7C136 / CY7C142 / CY7C146 Dual Port Static RAM Document Number: 38-06031 REV. ECN NO. Issue Date ** 110171 10/21/01 *A 128959 9/03/03 Document #: 38-06031 Rev. *A Orig. of Change Description of Change SZV Change from Spec number: 38-06031 JFU Added CY7C136-55NI to Order Information ...