CY7C1021BV33-10VC Cypress Semiconductor Corp, CY7C1021BV33-10VC Datasheet

IC SRAM 1MBIT 10NS 44SOJ

CY7C1021BV33-10VC

Manufacturer Part Number
CY7C1021BV33-10VC
Description
IC SRAM 1MBIT 10NS 44SOJ
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CY7C1021BV33-10VC

Format - Memory
RAM
Memory Type
SRAM - Asynchronous
Memory Size
1M (64K x 16)
Speed
10ns
Interface
Parallel
Voltage - Supply
3 V ~ 3.6 V
Operating Temperature
0°C ~ 70°C
Package / Case
44-SOJ
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
428-1012
Cypress Semiconductor Corporation
Document #: 38-05148 Rev. *A
Features
Functional Description
The CY7C1021BV is a high-performance CMOS static RAM
organized as 65,536 words by 16 bits. This device has an au-
tomatic power-down feature that significantly reduces power
consumption when deselected.
Selection Guide
Maximum Access Time (ns)
Maximum Operating Current (mA)
Maximum CMOS Standby Current
(mA)
Shaded areas contain advance information.
Note:
Logic Block Diagram
• 3.3V operation (3.0V–3.6V)
• High speed
• CMOS for optimum speed/power
• Low Active Power (L version)
• Low CMOS Standby Power (L version)
• Automatic power-down when deselected
• Independent control of upper and lower bits
• Available in 44-pin TSOP II and 400-mil SOJ
• Available in a 48-Ball Mini BGA package
1.
A
A
A
A
A
A
A
A
— t
— 576 mW (max.)
— 1.80 mW (max.)
1
0
7
6
5
4
3
2
For guidelines on SRAM system design, please refer to the ‘System Design Guidelines’ Cypress application note, available on the internet at www.cypress.com.
AA
= 10/12/15 ns
DATA IN DRIVERS
COLUMN DECODER
512 X 2048
RAM Array
64K x 16
[1]
Commercial
Industrial
Commercial
3901 North First Street
L
7C1021BV-8
0.500
Writing to the device is accomplished by taking Chip Enable
(CE) and Write Enable (WE) inputs LOW. If Byte Low Enable
(BLE) is LOW, then data from I/O pins (I/O
written into the location specified on the address pins (A
through A
from I/O pins (I/O
specified on the address pins (A
Reading from the device is accomplished by taking Chip En-
able (CE) and Output Enable (OE) LOW while forcing the Write
Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then
data from the memory location specified by the address pins
will appear on I/O
then data from memory will appear on I/O
truth table at the back of this data sheet for a complete descrip-
tion of read and write modes.
The input/output pins (I/O
high-impedance state when the device is deselected
(CE HIGH), the outputs are disabled (OE HIGH), the BHE and
BLE are disabled (BHE, BLE HIGH), or during a write opera-
tion (CE LOW, and WE LOW).
The CY7C1021BV is available in 400-mil-wide SOJ, standard
44-pin TSOP Type II, and 48-ball mini BGA packages.
170
190
8
5
I/O
I/O
15
1
9
San Jose
BHE
WE
CE
OE
BLE
7C1021BV-10
). If Byte High Enable (BHE) is LOW, then data
–I/O
–I/O
0.500
8
16
160
180
1
10
9
5
to I/O
through I/O
64K x 16 Static RAM
8
I/O 1
I/O 2
I/O 3
I/O 4
V
I/O 5
I/O 6
I/O 7
I/O 8
V
Pin Configurations
WE
A 15
A 14
A 13
A 12
NC
CE
. If Byte High Enable (BHE) is LOW,
A
A 3
A 2
A 1
A 0
CC
SS
1
4
CA 95134
7C1021BV-12
through I/O
SOJ / TSOP II
13
14
15
16
17
18
19
20
21
22
1
2
3
4
5
6
7
8
9
10
11
12
16
Top View
Revised September 13, 2002
CY7C1021BV33
0
0.500
) is written into the location
through A
150
170
12
5
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
28
27
26
25
24
23
16
9
A 5
A 6
A 7
OE
BHE
BLE
I/O 16
I/O 15
I/O 14
I/O 13
V
V
I/O 12
I/O 11
I/O 10
I/O 9
NC
A 8
A 9
A 10
A 11
NC
) are placed in a
1
15
SS
CC
to I/O
through I/O
7C1021BV-15
).
408-943-2600
0.500
16 .
140
160
15
5
See the
8
), is
0

Related parts for CY7C1021BV33-10VC

CY7C1021BV33-10VC Summary of contents

Page 1

... I/O I/O 7C1021BV-8 8 Commercial 170 Industrial 190 Commercial 5 L 0.500 • 3901 North First Street • CY7C1021BV33 64K x 16 Static RAM through I Byte High Enable (BHE) is LOW, then data 15 through I written into the location 9 16 through I Byte High Enable (BHE) is LOW, ...

Page 2

... I/O I Current into Outputs (LOW) ........................................ 20 mA Static Discharge Voltage............................................ >2001V (per MIL-STD-883, Method 3015) Latch-Up Current..................................................... >200 mA Operating Range [2] Range .... –0.5V to +4.6V Commercial +0.5V CC Industrial +0.5V CC CY7C1021BV33 Ambient Temperature V CC 0°C to +70°C 3.3V –40°C to +85°C 3.3V Page 10% 10% ...

Page 3

... CC < 0.3V, Test Conditions T = 25° MHz A R 317 3.3V 3.0V R2 GND 5 pF 351 INCLUDING JIG AND Rise Time: 1 V/ns SCOPE (b) 167 1.73V 30 pF CY7C1021BV33 7C1021BV-12 7C1021BV-15 Max. Min. Max. Min. 2.4 2.4 2.4 0.4 0 0.3V 0.3V ...

Page 4

... Min. Max. Min Over the Operating Range (L version only) Conditions Com’ 2.0V > V – 0.3V > V – 0. less than less than t HZCE LZCE HZOE CY7C1021BV33 7C1021BV-12 7C1021BV-15 Max. Min. Max. Min [8] Min. Max. 2.0 100 < 0. and t is less than t for any given device ...

Page 5

... WE is HIGH for read cycle. 13. Address valid prior to or coincident with CE transition LOW. Document #: 38-05148 Rev. *A DATA RETENTION MODE 3.0V > CDR OHA [12, 13 ACE t DOE t LZOE t DBE t LZBE 50 CY7C1021BV33 3. DATA VALID t HZOE t HZCE t HZBE IMPEDANCE DATA VALID t PD 50% HIGH I ICC CC I ISB SB Page ...

Page 6

... Write Cycle No. 2 (BLE or BHE Controlled) ADDRESS t SA BHE, BLE WE CE DATA I/O Notes: 14. Data I/O is high impedance BHE and/or BLE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state. Document #: 38-05148 Rev. *A [14, 15 SCE PWE PWE t SCE . IH CY7C1021BV33 Page ...

Page 7

... High Z Read - Lower bits only Data Out Read - Upper bits only Data In Write - All bits High Z Write - Lower bits only Data In Write - Upper bits only High Z Selected, Outputs Disabled High Z Selected, Outputs Disabled CY7C1021BV33 LZWE Mode Power Standby (I Active (I CC Active (I ...

Page 8

... Ordering Information Speed (ns) Ordering Code 8 CY7C1021BV33-8BAC CY7C1021BV33-8VC CY7C1021BV33L-8VC CY7C1021BV33-8ZC CY7C1021BV33L-8ZC 10 CY7C1021BV33-10BAC CY7C1021BV33-10VC CY7C1021BV33L-10VC CY7C1021BV33-10ZC CY7C1021BV33L-10ZC 12 CY7C1021BV33-12BAC CY7C1021BV33-12VC CY7C1021BV33L-12VC CY7C1021BV33-12ZC CY7C1021BV33L-12ZC CY7C1021BV33-12BAI CY7C1021BV33-12VI 15 CY7C1021BV33-15BAC CY7C1021BV33L-15BAC CY7C1021BV33-15VC CY7C1021BV33L-15VC CY7C1021BV33-15ZC CY7C1021BV33L-15VC CY7C1021BV33-15BAI CY7C1021BV33L-15BAI CY7C1021BV33-15VI CY7C1021BV33L-15ZI Shaded areas contain advance information. Document #: 38-05148 Rev. *A Package ...

Page 9

... Package Diagrams 48-Ball (7. 7. 1.2 mm) FBGA BA48A Document #: 38-05148 Rev. *A CY7C1021BV33 51-85096-*E Page ...

Page 10

... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. 44-Lead (400-Mil) Molded SOJ V34 44-Pin TSOP II Z44 CY7C1021BV33 51-85082-*B 51-85087-A Page ...

Page 11

... Document History Page Document Title: CY7C1021BV33 64K x 16 Static RAM Document Number: 38-05148 Issue REV. ECN NO. Date ** 109892 09/22/01 *A 116474 09/16/02 Document #: 38-05148 Rev. *A Orig. of Change Description of Change SZV Change from Spec number: 38-00954 to 38-05148 CEA Add applications foot note to data sheet, page 1. ...

Related keywords