M24C01-WMN6T STMicroelectronics, M24C01-WMN6T Datasheet - Page 17

IC EEPROM 1KBIT 400KHZ 8SOIC

M24C01-WMN6T

Manufacturer Part Number
M24C01-WMN6T
Description
IC EEPROM 1KBIT 400KHZ 8SOIC
Manufacturer
STMicroelectronics
Datasheet

Specifications of M24C01-WMN6T

Format - Memory
EEPROMs - Serial
Memory Type
EEPROM
Memory Size
1K (128 x 8)
Speed
400kHz
Interface
I²C, 2-Wire Serial
Voltage - Supply
2.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Package / Case
8-SOIC (3.9mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Other names
497-1602-2

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M24C01-WMN6T
Manufacturer:
TOSH
Quantity:
1 567
Part Number:
M24C01-WMN6T
Manufacturer:
ST
Quantity:
2 500
Part Number:
M24C01-WMN6T
Manufacturer:
ST
Quantity:
3 882
Part Number:
M24C01-WMN6T
Manufacturer:
ST
Quantity:
8 000
Part Number:
M24C01-WMN6T
Manufacturer:
ST
0
Part Number:
M24C01-WMN6T
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C01-WMN6T(24C01W6)
Manufacturer:
ST
Quantity:
559
Part Number:
M24C01-WMN6TP
Manufacturer:
STMicroelectronics
Quantity:
39 281
Part Number:
M24C01-WMN6TP
Manufacturer:
ST
0
Part Number:
M24C01-WMN6TP
Manufacturer:
ST
Quantity:
310
Part Number:
M24C01-WMN6TP
Manufacturer:
ST
Quantity:
20 000
Part Number:
M24C01-WMN6TP/S
Manufacturer:
ST
Quantity:
20 000
M24C16, M24C08, M24C04, M24C02, M24C01
3.7.2
3.7.3
3.7.4
Current Address Read
For the Current Address Read operation, following a Start condition, the bus master only
sends a device select code with the Read/Write bit (RW) set to 1. The device acknowledges
this, and outputs the byte addressed by the internal address counter. The counter is then
incremented. The bus master terminates the transfer with a Stop condition, as shown in
Figure
Sequential Read
This operation can be used after a Current Address Read or a Random Address Read. The
bus master does acknowledge the data byte output, and sends additional clock pulses so
that the device continues to output the next byte in sequence. To terminate the stream of
bytes, the bus master must not acknowledge the last byte, and must generate a Stop
condition, as shown in
The output data comes from consecutive addresses, with the internal address counter
automatically incremented after each byte output. After the last memory address, the
address counter ‘rolls-over’, and the device continues to output data from memory address
00h.
Acknowledge in Read mode
For all Read commands, the device waits, after each byte read, for an acknowledgment
during the 9
time, the device terminates the data transfer and switches to its Standby mode.
10, without acknowledging the byte.
th
bit time. If the bus master does not drive Serial Data (SDA) Low during this
Figure
10.
Doc ID 5067 Rev 16
Device operation
17/39

Related parts for M24C01-WMN6T