M58BW16FB4ZA3T NUMONYX, M58BW16FB4ZA3T Datasheet - Page 29

• Manufacturer Part Number: M58BW16FB4ZA3T
• Description: IC FLASH 16MBIT 45NS 80LBGA
• Manufacturer: NUMONYX

Specifications of M58BW16FB4ZA3T

• Format - Memory: FLASH
• Memory Type: FLASH
• Memory Size: 16M (512K x 32)
• Speed: 45ns
• Interface: Parallel
• Voltage - Supply: 2.7 V ~ 3.6 V
• Operating Temperature: -40°C ~ 125°C
• Package / Case: 80-LBGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: M58BW16FB4ZA3TCT

3.3.3
3.3.4
3.3.5
3.3.6
3.3.7
X-Latency bits (M13-M11)
The X-Latency bits are used during Synchronous Bus Read operations to set the number of
clock edges between the address being latched and the edge where the first data become
available. For correct operation the X-Latency bits can only assume the values in
Burst Configuration
Y-Latency bit (M9)
The Y-Latency bit is used during Synchronous Bus Read operations to set the number of
clock cycles between consecutive reads. The Y-Latency value depends on both the X-
Latency value and the setting in M9.
When the Y-Latency is 1 the data changes each clock cycle.
Valid Data Ready bit (M8)
The Valid Data Ready bit controls the timing of the Valid Data Ready output pin, R. When
the Valid Data Ready bit is ’0’ the Valid Data Ready output pin is driven Low for the rising
clock edge when invalid data is output on the bus.
Wrap Burst bit (M3)
Burst Read can be confined inside the 4 double-word boundary (wrap) or overcome the
boundary (no wrap). When the wrap burst bit is set to '1' the burst read does not wrap. The
wrap mode is not available (M3 is always ‘1’).
Burst Length bit (M2-M0)
The Burst Length bits set the maximum number of double-words that can be output during a
Synchronous Burst Read operation. Burst lengths of 4 or 8 are available.
Table 8: Burst Configuration Register
that the memory accepts.
If a Burst Read operation (no wrap) has been initiated the device will output data
synchronously. Depending on the starting address, the device activates the Valid Data
Ready output to indicate that a delay is necessary before the data is output. If the starting
address is aligned to a 4 double word boundary, the 8-double-word burst mode will run
without activating the Valid Data Ready output. If the starting address is not aligned to a 4
double word boundary, Valid Data Ready is activated to indicate that the device needs an
internal delay to read the successive words in the array.
M10, M7 to M4 are reserved for future use.
Register.
gives the valid combinations of the Burst Length bits
Table 8:
29/87