XC17512LSO20C Xilinx Inc, XC17512LSO20C Datasheet - Page 5

• Manufacturer Part Number: XC17512LSO20C
• Description: IC PROM SER C-TEMP 512K 20-SOIC
• Manufacturer: Xilinx Inc

Specifications of XC17512LSO20C

• Programmable Type: OTP
• Memory Size: 512kb
• Voltage - Supply: 3 V ~ 3.6 V
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 20-SOIC (0.300", 7.50mm Width)
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

FPGA Master Serial Mode Summary
The I/O and logic functions of the Configurable Logic Block
(CLB) and their associated interconnections are established
by a configuration program. The program is loaded either
automatically upon power up, or on command, depending on
the state of the three FPGA mode pins. In Master Serial
mode, the FPGA automatically loads the configuration
program from an external memory. The Xilinx PROMs have
been designed for compatibility with the Master Serial mode.
Upon power-up or reconfiguration, an FPGA enters the
Master Serial mode whenever all three of the FPGA mode-
select pins are Low (M0=0, M1=0, M2=0). Data is read from
the PROM sequentially on a single data line. Synchronization
is provided by the rising edge of the temporary signal CCLK,
which is generated during configuration.
Master Serial Mode provides a simple configuration interface.
Only a serial data line and two control lines are required to
configure an FPGA. Data from the PROM is read sequentially,
accessed via the internal address and bit counters which are
incremented on every valid rising edge of CCLK.
If the user-programmable, dual-function D
FPGA is used only for configuration, it must still be held at a
defined level during normal operation. The Xilinx FPGA
families take care of this automatically with an on-chip
default pull-up resistor.
Programming the FPGA With Counters
Unchanged upon Completion
When multiple FPGA-configurations for a single FPGA are
stored in a PROM, the OE pin should be tied Low. Upon
power-up, the internal address counters are reset and
configuration begins with the first program stored in
memory. Since the OE pin is held Low, the address
counters are left unchanged after configuration is complete.
Therefore, to reprogram the FPGA with another program,
the DONE line is pulled Low and configuration begins at the
last value of the address counters.
This method fails if a user applies RESET during the FPGA
configuration process. The FPGA aborts the configuration
and then restarts a new configuration, as intended, but the
Table 1: Truth Table for XC1700 Control Inputs
DS027 (v3.5) June 25, 2008
Product Specification
Notes:
1.
2.
3.
The XC1700 RESET input has programmable polarity.
TC = Terminal Count = highest address value. TC + 1 = address 0.
Pull DATA pin to GND or V
RESET
Inactive
Inactive
Active
Active
Control Inputs
R
High
High
Low
Low
CE
Product Obsolete or Under Obsolescence
CC
to meet I
CCS
standby current.
IN
If address > TC
pin on the
If address < TC
Internal Address
Not changing
Held reset
Held reset
XC1700E, XC1700EL, and XC1700L Series Configuration PROMs
www.xilinx.com
(2)
(1)
: don’t change
: increment
PROM does not reset its address counter, since it never
saw a High level on its OE input. The new configuration,
therefore, reads the remaining data in the PROM and
interprets it as preamble, length count etc. Since the FPGA
is the master, it issues the necessary number of CCLK
pulses, up to 16 million (2
However, the FPGA configuration is then completely wrong,
with potential contentions inside the FPGA and on its output
pins. This method must, therefore, never be used when
there is any chance of external reset during configuration.
Cascading Configuration PROMs
For multiple FPGAs configured as a daisy-chain, or for
future FPGAs requiring larger configuration memories,
cascaded PROMs provide additional memory. After the last
bit from the first PROM is read, the next clock signal to the
PROM asserts its CEO output Low and disables its DATA
line. The second PROM recognizes the Low level on its CE
input and enables its DATA output. See
After configuration is complete, the address counters of
all cascaded PROMs are reset if the FPGA RESET pin
goes Low, assuming the PROM reset polarity option has
been inverted.
To reprogram the FPGA with another program, the DONE
line goes Low and configuration begins where the address
counters had stopped. In this case, avoid contention
between DATA and the configured I/O use of D
Standby Mode
The PROM enters a low-power standby mode whenever CE
is asserted High. The output remains in a high-impedance
state regardless of the state of the OE input.
Programming
The devices can be programmed on programmers supplied
by Xilinx or qualified third-party vendors. The user must
ensure that the appropriate programming algorithm and the
latest version of the programmer software are used. The
wrong choice can permanently damage the device.
High-Z
High-Z
High-Z
High-Z
DATA
Active
24
(3)
(3)
) and DONE goes High.
Outputs
CEO
High
High
High
High
Low
Figure 2, page
IN
Reduced
Standby
Standby
.
Active
Active
I
CC
6.
5